# High speed parallel optical adder for quaternary signed-digit number using digit-decomposition-plane representation

## Alaa A. W. Al-Saffar<sup>1</sup>, Sabah S. Alsheraidah<sup>2</sup> and Mohammed A. A. Al-Ebbady<sup>3</sup>

<sup>1</sup>Department of Electronics E-mail: <u>alaaasaffar@yahoo.com</u>

<sup>2</sup>Department of Computers Systems E-mail: sabahhd@yahoo.com

Department of Computers <sup>3</sup>College of Engineering,Basrah University E-mail: mohamedjoda1@yahoo.co.uk

#### ISSN . 1817. 2695

#### Received 16 /11 /2005, Accepted 12 / 4 /2006

## Abstract.

A simple optical scalable parallel and high-speed 2D data array adder for quaternary signed-digit (QSD) number is presented in this paper. The 2D QSD data arrays are coded with the digit-decomposition-plane (DDP) representation. The proposed algorithm performs parallel QSD addition in constant time independent of the size of the QSD data arrays. The methodology design is based on logical formulas which are newly derived to implement optically the suggested QSD adder. The optical implementation of the proposed adder is achieved using classical optical tools to realize the logical formulas. The simulation results of the addition operation insure that the proposed QSD adder works successfully.

### Introduction

The parallel computing and high-speed performance systems are the first demand of the processing operation in present days. Most researchers believe that, the optical computing techniques are the solution of this problem, because it provides the parallelism and ultra-high speed computing systems. The important feature of the optical systems is that the optical signals that carry the information can cross each other without occurrence of data corruption. Therefore, the intercommunications between the subunits of

the optical processing systems can link each other with an easy way compared with that of the parallel electronically computing systems [1]. This new technology is called " *Optical Computing Systems*".

The parallelism of optical processing systems is flexible and not complex in implementation and can process the data in one-dimension and multi-dimension in a small area [2]. Many parallel optical algorithms are suggested and implemented in order to perform the arithmetic operations. Some of these parallel algorithms used the redundant binary numbers, but the other used a multi-leveled number system based on residue arithmetic [3]. A carry-free recoded QSD adder using content addressable memory (CAM) technique is considered in [4]. While a carry-free full parallel optical one-step modified signed-digit (MSD), trinary signed-digit (TSD), and QSD adders using symbolic substutions (SS) technique are studied in [5]. Also optical parallel scalable three-step MSD adder for large-scale two 2D MSD data arrays coded by DDP representation has been studied [6].

In this paper, a parallel optical addition algorithm is proposed for QSD data arrays. The algorithm for addition of two n-digit M×N QSD data arrays generates M×N×(n+1) partial terms, where M is the number of rows and N is the number of columns, while n is the number of QSD digit per one number. The 2D QSD data arrays are coded using digit-decomposition-plane (DDP) coded method. There are two advantages for using DDP representation in optical implementation. The first one is that any DDP plane is the complement of the superimposing plane of the other

planes. The superimposing plane is obtained by accumulating the bright and dark pixels in one plane. The second one is that if all DDP planes are superimposed, the result will be a totally transparent plane. The design describes methodology for obtaining a two-step QSD adder. The QSD addition is described in several combinations newly logical formulas and then implemented using simple classical optical elements, such as beam splitters, mirrors, beam combiners, light sources array, and light detectors array. A simulation example is discussed in order to verify this design.

### QSD numbers

In general, a signed decimal number D can be represented in terms of an n-bit radix-r signeddigit number as:

$$D = \sum_{i=0}^{n-1} x_{i} r^{i}$$
 (1)

For QSD number-system, r=4 and the digit  $x_i$  is a member of the set  $\{\overline{3}, 2, 1, 0, 1, 2, 3\}$ where 3, 2 and 1 represent -3, -2 and -1 respectively. Since a number may have more than one representation in the signed-digit number, it is also known as a redundant number system. The degree of redundancy usually increases with the increase of the radix. For illustration, consider the following decimal number 19 and its equivalent QSD representation:

$$(01\,\overline{1})_{QSD} = (0103_{QSD} = (0231)_{QSD} = (1231)_{QSD}$$

This redundancy enables us to achieve a parallel carry-free addition and a borrow-free subtraction as well as other complex arithmetic operations.

## <u>Recoded QSD addition</u>

The two-step adder for QSD numbers is expressed according to the following two equations [5]:

**Step 1:** 
$$x_i + y_i = 4c_i + s_i$$
 (2)

Step 2: 
$$s_i + c_{i-1} = z_i$$
 (3)

Figure 1 presents the block diagram of this adder. Boxes D (first step) add the CP digits  $(x_i, y_i)$  of addend number X and augend's number Y, which are both n-digit QSD numbers, to produce the intermediate sum and carry  $(s_i, c_i)$  according to the computational rules of Table 1-a. Boxes E (second step) add  $S_i$  to  $C_{i-1}$ , to obtain the final result Z<sub>i</sub> depending on computational

rules of Table 1-b. There are 49 combinations of CP  $(x_i, y_i)$  can be classified into 13 groups which are represented the first step computational rules as shown in Table 1-a. In the second step, 15 combinations of  $(S_i, C_{i-1})$  are determined and classified into 7 groups  $(H_{+} - H_{-7})$  as in the computational rules presented in Table 1-b in order to obtain the final result, which will be (n+1)-digit QSD number.



Fig. 1: Block diagram of two-step QSD adder

Steads	current pair CP	intermediate results	
G	( ę. s)	3	С,
<i>a</i> ,	(3,3)	2	1
α,	(3,2),(2,3)	1	3
σ,	(3.1),(1.3),(2.2)	0	5
G.	(3,0),(9,3),(2,1),(1,2)	í	3
σ,	はわらみにめのれもか	2	0
α,	ಡನಿ, ಜೆನಾ, ಡು, ಕನನ, ನಿನಾ, ಮಾ, ಮಾ, ಮಾ, ಮಾ, ಮಾ, ಮಾ, ಮಾ, ಮಾ, ಮಾ, ಮ	:	0
σ.	ය.ති.ශී.ත.ශ.ති.ශී.ත.භ.චා.ඒ.ත.භ.චා	0	0
σ	රැන, අ. මා වෝ, අ. මා රොම, අ. ව	i	0
α,	(10.0.5.(2.0.0.2.0.1)	2	0
<b>G</b> .,	(3,0), (0, 3), (2, b, d, 2)	1	ŝ
Ø.,	(3,1), 6, 3, (2, 5)	0	ŝ
G.,	(3,2), (2,3)	í	ŝ
σ,,	a.d	ž	í

groups	intermediate results	final results
Н,	(s,c)	Ζ,
H.	(2,1)	3
$H_{\gamma}$	(2,0),(1,1)	2
H.	(2,1),(1,0),(0,1)	1
H.	(1, 1), (1,1), (0,0)	0
Н,	(2,1), (1,0), (0,1)	ĩ
H.	(2,0),(Î,Î)	2
$H_{\pm}$	(2, Î)	3

а

Table. 1: Truth tables for QSD adder

## **<u>QSD</u> adder with DDP**

#### representation

DDP representation has been proposed by *Hongxin Huang* and *et.al* [6]. It is an extension for bit-plane representation method. DDP representation can be applied to code large 2D data arrays of QSD numbers. The two steps described in equations 2 and 3 are used to derive the logical formulas in order to implement QSD adder. The logical formulas of the first and second steps of the QSD array adder are derived based on Table 1. The M×N×n QSD A and B arrays are decomposed each into 7 DDP planes (A3, A2, A1, A0,  $A\bar{1}, A\bar{2}, A\bar{3}$ ) and (B1, B2, B1, B0,  $B\bar{1}, B\bar{2}, B\bar{3}$ ).

#### First-step:

According to Table 1-a, the intermediate sum  $S_i$  is equal to 2, if the following rule is matched:

$$IF(x_i, y_i) = (3,3)OR(2,0)OR(0,2)$$
  

$$OR(3,\bar{1})OR(\bar{1},3)OR(1,1)$$
  

$$THEN \ s_i = 2$$
(4)

Due to the same reasons explained in the previous sections, rule (4) can be rewritten as:

$$s2_{ji} = a3_{ji} * b3_{ji} + a2_{ji} * b0_{ji} + a0_{ji} * b2_{ji} + a3_{ji} * b1_{ji} + a1_{ji} * b3_{ji} a1_{ji} * b1_{ji}$$
(5)

Also, rule (5) can be rewritten to illustrate the array operation as follow:

$$S2 = A3 * B3 + A2 * B0 + A0 * B2 + A3 * B1 + A1 * B3 + A1$$
(6)

After simplification, it can be written as:

$$S2 = A3^{*} (B3 + B1) + A2^{*}B0 + A0^{*}B2 + A1^{*}B3 + A1^{*}B1$$
(7)

It is clear that rule (7) calculates the DDP plane S2, which includes the intermediate sums of the first-step addition of A and B QSD arrays that have values 2 in parallel. The remaining seven DDP planes of the intermediate sum array S (S1, S0, S1, and S2) and intermediate carry array C (C1, C0, and C1) can be obtained by using the following seven rules which are derived from Table 1-a:

$$S1 = (A2 + A2) * (B3 + B1) + (A3 + A1) * (B2 + B2) + A0 * (B1 + B3) + (A1 + A3) * B0$$
(8)

$$S0 = (A3 + A\overline{1}) * (B1 + B\overline{3}) + (A1 + A\overline{3}) * (B3 + B\overline{1}) + (A2 + A\overline{2}) * (B2 + B\overline{2}) + A0 * B0$$
(9)

$$S\overline{1} = (A2 + A\overline{2}) * (B1 + B\overline{3}) + (A1 + A\overline{3}) * (B2 + B\overline{2}) + A0 * (B3 + B\overline{1}) + (A3 + A\overline{1}) * B0$$
(10)

$$S\overline{2} = A\overline{3} * (B1 + B\overline{3}) + A\overline{2} * B0 + A0 * B\overline{2} + A1 * B\overline{3} + A\overline{1} * B\overline{1}$$
(11)

$$C1 = (A3 + A2) * (B3 + B2 + B1) + A1 * (B3 + B2) + A3 * B0 + A0 * B3$$
(12)

$$C0 = (A3 + A2 + A1) * (B1 + B2 + B3) + (A1 + A2 + A3) * (B3 + B2 + B1) + (A2 + A1 + A1 + A2) * B0 + A0 * (B2 + B1 + B1 + B2) + A1 * B1 + A0 * B0 + A1 * B1 (13)$$

$$C1 = (A 2 + A 3) * (B1 + B2 + B3) + A1 * (B2 + B3) + A3 * B0 + A0 * B3$$
(14)

#### Second-step:

The computational rules of QSD 2-step addition are presented in Table 1-b. Here we have eight DDP planes hold the intermediate sum (S2, S1, S0, S1, S2) and intermediate carry (C1, C0, C1). The final results contain seven DDP planes named Z3, Z2, Z1, Z0,  $Z\overline{1}$ ,  $Z\overline{2}$ , and  $Z\overline{3}$ .

The first computational rule of Table 1-b can be expressed as:

*IF* 
$$(s_i, c_{i-1}) = (2,1)$$
 *THEN*  $z_i = 3$  (15) According to the derivation steps explained

in the previous sections, rule (15) above can be expressed as:

$$Z3 = S2 * C'1$$
 (16)

Where symbol (') means shifting one position to the left of each number in C1 plane and padding one zero in LSB positions. Now, the Z3 plane holds the digits of the resulting QSD array Z that have values 3 and are represented as bright spots. The rest DDP planes of the final results can be obtained by the following rules: Z2 = S2 \* C'0 + S1 \* C'1 (17)

$$Z1 = S2 * C'\bar{1} + S1 * C'0 + S0 * C'1$$
 (18)

$$Z0 = S1 * C'\bar{1} + S0 * C'0 + S\bar{1} * C'1$$
 (19)

$$Z1 = S2 * C'1 + S1 * C'0 + S0 * C'1$$
 (20)

$$Z\overline{2} = S\overline{2} * C'0 + S\overline{1} * C'\overline{1}$$
 (21)

 $\overline{Z3} = S\overline{2} * C'\overline{1} \tag{22}$ 

The result will be seven  $M \times N \times (n + 1)$  DDP planes which represent the QSD array of the final results Z.

### <u>Proposed optical implementation</u>

The optical QSD array adder can be implemented practically using simple optical tools. The logical AND and OR gates are the main operations in the logical formulas. Logical AND can be constructed optically by cascading two DDP planes, each of one array, with the same dimensions and pixel resolutions as shown in Fig. 2. The light beams are applied on each pixel of the first plane. These beams pass through the transparent pixel (1) and block by opaque pixel (0). While optical logical OR can be constructed by using a beam combiner (BC). BC performs light beams of the two packages that can pass through two DDP planes and fallen onto the two BC input surfaces as shown in Fig. 3. For more information see Reference [6].



Fig. 2: AND gate optical implementation



Fig. 3: OR gate optical implementation

The proposed parallel optical two-step QSD adder operation can be explained as follows:

- 1- The input  $M \times N \times n$  DDP-planes of the first step will be illuminated by Laser sources to enter the optical system for processing.
- 2- Light detector arrays (LDAs) in the end of optical scheme of the first step will detect the DDP-planes of the intermediate results that are produced by the first step.
- 3- These optical signals are converted to electrical signals and passed to the optical implementation of the second step.
- 4- The input DDP-planes of the second step is addressed in parallel by these electrical signals to form the sufficient expanded and shifted copies of the intermediate results. Expanding and shifting mean that one pixel is necessary to be zero padded to the LSB

and MSD pixel position of the detected DDP-planes of the intermediate carry and intermediate sum, respectively.

5- Finally, the LDAs detect the optical signals that represent the DDP-planes in the final result array, which are  $M \times N \times (n+1)$  QSD array. The above points present the complete optical implementation of the suggested parallel optical two-step QSD adder with the consideration of the following explanations:

 BS
 BC
 : denotes a beam combiner and beam splitter.

 .
 : denotes a mirror.

 .
 : denotes SLM (DDP plane), LDA, or CMP.

 .
 : the direction of the light signal emitted by an optical source.

 The proposed optical implementation of the two steps 2D QSD array is shown in Fig: 4.

## Simulation results

The optical implementation of the proposed two-step QSD array adder with DDP representation is tested here. Two  $10 \times 2 \times 4$  QSD arrays A and B are added using this adder.

Figure 5 shows the DDP-planes of the input arrays A and B. Also the DDP-planes of the intermediate sum S and carry C arrays,

which are calculated by the optical implementation of the first step are presented in Fig. 5. The DDP-planes of the final result array Z are obtained by the optical implementation of the second step of the QSD array adder. Note that the delay time which prevents the speed of the proposed optical system to approach exactly to the speed of the light is caused by two terms:

- a- The holding time of the input images, and
- b- The propagation times of light from the
  - source to detector planes.





(a)



**(b)** 





(c)

Fig. 4: Optical implementation of the proposed two-step QSD adder (a) First-Step (intermediate sum generation) (b) First-Step (intermediate carry generation) (c) Second-Step (final results generation)

$$A = \begin{bmatrix} 255 & 101 \\ 132 & 0 \\ 50 & 114 \\ 31 & 215 \\ 172 & 0 \\ 247 & -199 \\ -76 & 47 \\ -89 & -220 \\ -255 & 132 \end{bmatrix}_{10} \begin{bmatrix} 3333 & 1211 \\ 2010 & 0000 \\ 0302 & 1302 \\ 0302 & 1302 \\ 0302 & 1302 \\ 0302 & 1302 \\ 0301 & 00\overline{3}\overline{3} \\ 2230 & 0000 \\ 3113 & \overline{3}0\overline{1}\overline{3} \\ \overline{121} & \overline{3}\overline{130} \\ \overline{3}\overline{3}\overline{3}\overline{3} & 2010 \end{bmatrix}_{QSD} B = \begin{bmatrix} 255 & 209 \\ 92 & 0 \\ -13 & 69 \\ -200 & -205 \\ -110 & 30 \\ 121 & 100 \\ -100 & 250 \\ 249 & -47 \\ -175 & -113 \\ -255 & 39 \end{bmatrix}_{10} \begin{bmatrix} 3333 & 3101 \\ 1130 & 0000 \\ 00\overline{3}\overline{1} & 1011 \\ \overline{3}\overline{3}\overline{3}\overline{0} & \overline{0}\overline{2}\overline{3} \\ \overline{3}\overline{3}\overline{3} & 2010 \end{bmatrix}_{QSD} B = \begin{bmatrix} 255 & 209 \\ 92 & 0 \\ -13 & 69 \\ -200 & -205 \\ 1\overline{2}\overline{3}\overline{0} & \overline{0}\overline{3}\overline{3}\overline{1} \\ \overline{3}\overline{3}\overline{0}\overline{3}\overline{1} \\ \overline{1}\overline{2}\overline{3} & 010\overline{1} \\ 0211 & 01\overline{1}\overline{1} \\ 03\overline{1}\overline{1} & 0000 \\ 10000 \\ \overline{10}\overline{2}\overline{0} & \overline{1}\overline{1}\overline{1}\overline{1} \\ \overline{3}\overline{3}\overline{3}\overline{2} & 022\overline{1} \end{bmatrix}_{QSD} B = \begin{bmatrix} 510 & 310 \\ 224 & 0 \\ 0\overline{3}\overline{3}\overline{1} & 111 \\ \overline{3}\overline{0}\overline{2}\overline{0} & \overline{3}\overline{0}\overline{3}\overline{1} \\ \overline{1}\overline{2}\overline{2} & 0132 \\ 1321 & 1210 \\ \overline{1}\overline{2}\overline{1} & 0\overline{3}\overline{2}\overline{2} \\ 33\overline{3} & 0213 \end{bmatrix}_{QSD} E = \begin{bmatrix} 13332 & 11\overline{1}2 \\ 1\overline{1}\overline{2}0 & 0000 \\ 0\overline{1}\overline{1}\overline{1} & 0\overline{1}\overline{1}\overline{1} \\ \overline{1}\overline{1}\overline{2} & 01\overline{2}\overline{2} \\ 02\overline{3}\overline{1} & 0010\overline{1} \\ 021\overline{1} & 01\overline{1}\overline{1} \\ 03\overline{1}\overline{1} & 00000 \\ \overline{1}\overline{0}\overline{2}\overline{0} & \overline{1}\overline{1}\overline{1}\overline{1} \\ \overline{1}\overline{3}\overline{3}\overline{2} & 022\overline{3}\overline{1} \\ 03\overline{3}\overline{3} & 0213 \end{bmatrix}_{QSD} E = \begin{bmatrix} 510 & 310 \\ 224 & 0 \\ 0\overline{2}\overline{3}\overline{1} & 010\overline{1} \\ 021\overline{1} & 01\overline{1}\overline{1} \\ 03\overline{1}\overline{1} & 0000\overline{1} \\ 021\overline{1} & 01\overline{1}\overline{1} \\ 03\overline{1}\overline{1} & 00000 \\ \overline{1}\overline{1}\overline{1} & 01\overline{1}\overline{1} \\ 03\overline{3}\overline{3}\overline{2} & 022\overline{3}\overline{1} \\ 03\overline{3}\overline{3}\overline{2} & 022\overline{3}\overline{1} \\ 03\overline{3}\overline{3}\overline{2} & 022\overline{3}\overline{1} \\ 03\overline{3}\overline{3} & 0213 \end{bmatrix}_{QSD} E = \begin{bmatrix} 510 & 310 \\ 510 & 322 \\ 02\overline{3}\overline{1} & 010\overline{1} \\ 03\overline{1}\overline{1} & 010\overline{1} \\ 03\overline{1}\overline{1} & 00000 \\ \overline{1}\overline{1}\overline{1} & 01\overline{1} \\ 03\overline{3}\overline{3}\overline{2} & 022\overline{3}\overline{1} \\ 03\overline{3}\overline{1} & 00000 \\ 100\overline{2}\overline{1} & \overline{1}\overline{1} \\ 03\overline{3}\overline{3}\overline{2} & 022\overline{3}\overline{1} \\ 03\overline{3}\overline{1} & 02\overline{1} \\ 03\overline{3}\overline{3}\overline{2} & 022\overline{3}\overline{1} \\ 03\overline{3}\overline{3}\overline{2} & 022\overline{3}\overline{1} \\ 03\overline{3}\overline{1} & 02\overline{1} \\ 03\overline{3}\overline{1} & 02\overline{1} \\ 03\overline{3}\overline{1} & 02\overline{1} \\ 03\overline{3}\overline{1} & 02\overline{1} \\ 03\overline{1} & 0000 \\ 00\overline{1} & 00\overline{1} \\ 03\overline{1} & 0000 \\ 00\overline{1} \\ 03\overline{1} & 0000 \\ 00\overline{1} \\ 03\overline{1} & 000$$





(a)























**(b)** 



- Fig. 5: Simulation results of the proposed two-step QSD adder (a) A and B SLM inputs
  - (b) First-Step (intermediate sum generation)
  - (c) First-Step (intermediate carry generation)
  - (d) Second-Sten (final results generation)

A simulation program is built by using C++ language to test the proposed QSD adder. The propagation time can be ignored because of the whole system hardware is small if the optical tools dimensions are taken into account. While the SLM response time represents the major delay time. The throughputs of the optical adder can be calculated by the following equation:

$$Throughput = \frac{PR}{2R_T}$$
(23)

Where PR and  $\mathbf{k}_T$  are the pixel resolution and the response time of the SLM type, respectively, that are used in the implementation.

#### **Conclusion**

In this paper, an efficient technique for recorded QSD addition is presented. The proposed technique performs parallel QSD addition in constant time. Both methods of algorithms and architectures are independent of the sizes of the operand arrays. An optical implementation scheme was discussed based on classic optical elements such as beam-splitters, mirrors, and parallel plates.

The algorithm and its optical architecture have useful intrinsic characteristics such as no sign, no decimal point, no carry, and scalable computation on large-scale data arrays. A Preliminary experiment based on a hybrid scheme was presented.

## **References**

- 1. N. Savage," SLMs Enter Fields from Photolithography to Optical Computing," <u>Oemagazine.com/from the magazine/mar 03/prodtrends. html</u>, 2003.
- 2. H. Huang, M. Ithon, and T. Yatagai," Parallel Modified Signed-Digit Computing for large-Scale Two-Dimensional Data Array," *Opt. Rev., Vol.1, No.1, pp.20-23, 1994.*
- R. Bocker, B. L. Darke, M. E. Lasher, and T. B. Henderson," Modified Signed-Digit Addition and Subtraction Using Optical Symbolic Substitution," *Appl.Opt.*, Vol.25, pp.2456-2459, 1986.
   M. S. Alam, A. K. Cherri, and A. Chatterjea," Symmetrically Recoded Quaternary
- M. S. Alam, A. K. Cherri, and A. Chatterjea," Symmetrically Recoded Quaternary Signed-Digit Arithmetic Using a Shared Content-Addressable Memory, *Opt.Eng*" *Vol.35, No.4, pp.1141-1149, Apr. 1996.*
- 5. M. S. Alam and M. A. Karim," Optical Symbolic Substitution architectures," Advance in *Electronics and Electrophysics*, Vol.89, pp.53-92, 1994.
- 6. H. Huang, M. Itoh, and T. Yatagai," Optical Scalable Parallel Modified Signed-Digit Algorithms for Large Scale Array Addition and Multiplication Using Digit-Decomposition-Plane Representation," *Opt.Eng.*, Vol.38, No. 3, pp. 432-440, March 1999.

## الجامع الضوئي المتوازي ذو السرعة العالية

باستخدام النظام الرباعي المؤشر واعتماد تمثيل مستويات فصل الأرقام

محمد عبدعلي العبادي	صباح سليم الشريدة	علاء عبد الوهاب الصفار
(جامعة البصرة/كلية الهندسة)	(المعهد التقني/بصرة)	(المعهد التقني/بصرة) الخلاصة

الجامع الضوئي المتوازي العالي السرعة لسلسلة ثنائية البيانات من الأرقام المؤشرة الرياعية تم عرضه. شفرت البيانات الثنائية السلسلة من الأرقام المؤشرة الرباعية بتقنية مستويات فصل الأرقام. الخوارزمية المقترحة تنفذ عملية الجمع للأرقام في زمن ثابت ودون الاعتماد على حجم البيانات في الأرقام المؤشرة الرباعية. التصميم اعتمد على معادلات منطقية اشتقت حديثاً لغرض بناء الجامع الضوئي المقترح. البناء الضوئي للجامع تم تتفيذه باستخدام الأدوات التقليدية الضوئية بما يحقق المعادلات المنطقية. نتائج المحاكاة لعمليات الجمع تؤكد بان الجامع الأرقام المؤشرة الرباعية على معادلات بنجاح.