

DOI: <https://doi.org/10.33103/uot.ijccce.23.1.13>

# A Review of Modern and Recent Studies on the Low-Density Parity-Check Technology Approach

Noora Nazar kamal<sup>1</sup>, Qusay F. Al-Doori<sup>2</sup>, Omar Alani<sup>3</sup><sup>1,2</sup>Control and Systems Engineering Department, University of Technology, Baghdad, Iraq.<sup>3</sup>School of science, environment, and engineering, University of Salford, Salford, Uk.<sup>1</sup>cse.20.08@grad.uotechnology.edu.iq, <sup>2</sup>qusay.f.hasan@uotechnology.edu.iq, <sup>3</sup>o.y.k.alani@salford.ac.uk

**Abstract-** Data theory coding is an excellent and well-known branch of study that has produced various crucial solutions to the insoluble challenges of safe data transfers. Last improvements in detecting error techniques have resulted in a significant increase in the use of low-density parity-check (LDPC) code to address critical concerns connected to secure data transfer. Until now, decent efforts have been performed on LDPC codes that target low complexity, high performance, and low bit error rate goals. The final aim of this review is to provide a recent literature understanding of modern improvements previously mentioned and in LDPC encoding and decoding (applicative and theoretical) techniques. A comparative scan of many remarkable LDPC decoding algorithms, 5G standard requirements, popular power management methods, and low-energy LDPC design studies is also shown. Lastly, conclusions are presented by outlining key study results, current concerns, and general thoughts on new research directions possibilities.

**Index Terms—** low-density parity-check encoder/decoder (LDPC), error correction codes (ECC), forward error correction codes (FEC), parity check matrix(PCM).

## I. INTRODUCTION

The wireless communication system can help us to deliver text messages through our phones or laptops to the desired destination throughout a medium or channel. But, these channels are not always safe or perfect for transfer. Messages can be corrupted, eroded, or even lost on their way to the final receiver; the reason for this noise could be the transmitter, the receiver, or the wireless communication channel itself. This problem is very common and can cause many issues, especially when sending sensitive data such as banking information. That is why we need robust error correction codes (ECC). Algebraic and probabilistic are the two basic types of ECCs. The probabilistic part can achieve comparatively high throughput and maintain a reasonable level of design complication compared to the algebraic. The basic benefit of the first is the powerful correcting ability, that grants a fewer bit error rate (BER) [1].

Because we may fix bits without retransmission, ECC is also known as forwarding error correction (FEC). A digital source of information gives input data to the encoder inside of communication system that uses (FEC) coding, extra bits (or parity) are added by the encoder, resulting in a larger sequence of code bits known as a code word, that will be broadcasted to the recipient, where the actual data stream can be recovered using decoder in it. FEC increases data dependability and performance by inserting a predefined structure together into a data sequence before sending or storing [2]. LDPC is an error-correcting technique utilized in unsafe communication channels for reducing data loss. Which could

DOI: <https://doi.org/10.33103/uot.ijccce.23.1.13>

be decreased to minimal with LDPC, allowing data transmission percentage to be as near as possible to Shannon's limit.

In 1960, Robert Gallager [4] created LDPC in his Ph.D. dissertation at MIT. Three years later, it was released by MIT Press. For nearly 30 years, LDPC was ignored due to the computational effort required to create the encoder and decoder for them and Reed-Solomon codes development. During that time, the only work on LDPC was done in 1981 by R. Michael Tanner, when he extended them and provided graph depiction for them, which became known as the Tanner graph. With the efforts of Mackay and Luby, LDPC was recreated [5,6]. By comparing every type of ECC, it has been noticed that they are different in correcting performance, computing approaches, and implementation complexity [2]. However, LDPC codes outperform Bose-Chaudhuri-Hocquenghem (BCH) and Reed-Solomon (RS) techniques for extended codeword lengths [5]. They have also been shown to provide appropriate parallelism and robustness [6] and can outperform Hamming codes, Reed-Solomon codes, and Reed-Muller codes, according to their high BER [7]. Additionally, LDPC has the following features compared to turbo codes: better performance when the block length is significant, high flexibility, easy demonstration and resulting theoretical verification, lesser complexity in decoding, a parallel possibility that makes hardware implementation easier, and high throughput that offers fast decoding [8], [9].

Whereas the design of particular processing elements is slightly straight forward, the structure of the entire LDPC decoder is affected by many relationships with several design limits, such as processing throughput, processing latency, hardware required resources, abilities of error correction, processing energy, bandwidth efficiency, and flexibility, code rate, and length, all was taken into account when designing LDPC codes for the 5G standard. Various system elements, such as the architecture, method, usage, and the decoding cycle number, also affect the characteristics of the design [10],[9]. On the other hand, Cycles (a series of related nodes that starts and finish at the same node), tended to decrease LDPC code decoding efficiency. As a result, short cycles must be prevented while developing LDPC codes [11], [12].

Despite that, standards use LDPC-codes extensively such as Wireless LAN (IEEE 802.11n), mobile WiMAX (IEEE 802.16e), digital video broadcasting (DVB-S2), 10 Gigabit Ethernet (10GBaseT), Wi-Fi, ATSC 3.0 and 5G, and several upcoming standards are expected to include it [4], [7], [10], [13], [14].

This paper's structure is as follows: Section II introduces LDPC types and structures, as well as their benefits, and delves into its characteristics. Section III presents and examines possible designs as well as comparisons to earlier studies. Section IV depicts the basic design and types of LDPC encoder. Section V gives an overview of the basic design and types of LDPC decoders, as well as their benefits. Section VI, along with the conclusion, and a collection of open issues and concerns surrounding LDPC design.

## II. TYPES AND REPRESENTATION OF LDPC

LDPC is a set of direct codes with a small equality check medium. It could be represented in two manners: either in parity check matrix  $H$  or using tanner graph, which is simply bipartite graphs, used to express LDPC in a graph representation. Two types of nodes in the Tanner graph: variable nodes, which define a single column in the parity-check matrix, as well as check nodes, which define a single row in the parity-check matrix [11]. The sparsity of the  $H$  matrix means that there is less number of 1's than zeros, which will

DOI: <https://doi.org/10.33103/uot.ijccce.23.1.13>

help LDPC codes expand in the smallest amount of space. The minimum distance of LDPC codes climbs linearly as the codeword length increases, and each coded Bit has the same amount of parity check equations. However, there are two types of LDPC codes as shown in Fig. 1. binary and non-binary. Binary LDPC has an advantage in correcting errors and the capacity of channels for large block lengths. Low word lengths perform worse cause of the small cycles in the parity matrix (Binary LDPC are separated into irregular and regular LDPC, it will be regular if the column and row weights are consistent. Else the code is irregular. Gallager's LDPC code is regularly built by randomly selecting the positions of 1's with fixed integers in each row and column [15],[14].




FIG. 1. SHOWS REPRESENTATION OF LDPC IN MATRIX FORM AND GRAPHICAL FORM NAMED AS TANNER GRAPH, THE ROWS REPRESENT THE CHECK NODES (C1, C2, C3) ALSO EQUALS THE NUMBER OF EQUATIONS NEEDED, COLUMNS REPRESENT THE VARIABLE NODES (V1...V7), THE CONNECTION BETWEEN BOTH ENDS CALLED (EDGE). THE FIGURE ALSO SHOWS THE DIFFERENCE BETWEEN THE BINARY (LEFT-HAND) AND THE NON-BINARY LDPC MATRIX (RIGHT-HAND SIDE).

There is a lack of an ordered framework of published studies concerning non-binary LDPC and their applications, such as Space Communications, Optical Communications, Data Storage, and Power-line Communication, capable of obtaining superior BER performance for modest code lengths. However, this comes with the cost of complexity[1]. Nowadays, The data channel and control channel of the 5G mobile communication technology use polar code and block code (BC) LDPC. Despite their outstanding effectiveness, these methods have apparent drawbacks. Low decoding progress, high complexity, and significant decoding delay are some of the disadvantages of the BC-LDPC. Meanwhile, it performs poorly in shortcode length and code rate. According to the serial decoding computation, polar code has an abnormally high decoding latency for lengthy code lengths. More reliability, reduced delay, and larger throughput would be needed to face the actual large rate data transmission requirements of the future 6G Concerning respect to low error level, shorter decoding duration, and low decoding complication, the convolutional code (CC) LDPC that was proposed by M. Lentmaier, and A. Sridharan that offers tremendous promise [7],[8],[16].

Another two samples of LDPC codes are QC-LDPC and MET-LDPC. The last has an advantage over ordinary irregular LDPC codes due to the multi-edge type structure of their parity-check matrices. QC-LDPC is recognized as appropriate for implementation in

DOI: <https://doi.org/10.33103/uot.ijccce.23.1.13>

hardware. The consistency in their PCMs allows them to perform decoding in parallel with a shift register and get high memory effectiveness [9]. Existing error-correcting approaches based on LDPC were less suitable for sophisticated service-oriented challenges requiring more than one solution. This is a prevalent case in 5G technology, where error-free facilitation necessitates adaptability and flexibility to accommodate a large area of lengths and code rates. In addition, the decoder design has to provide appropriate parallelism and suitability for enabling multi-mode standards capable of achieving large peak throughput in hardware [17]. It has been demonstrated that LDPC decoders can generate several to hundreds of Mbit/s. Moreover, because of a static instruction set of GPU and CPU foundation architectures, worries taken by LDPC developers can differ significantly from those taken when creating hardware custom-made for LDPC decoders[18]. The need to tackle topical difficulties of the applied and theoretical layout of LDPC in communication links leads to a critical technical and scientific problem: formalizing the mathematical representations for constructing trustable codes within LDPC. The need for mistake repair must be investigated. To offer the set indications of noise and immunity in data transmission networks, it is required to analyze LDPC at various rates and numbers of decoding iterations[19].

### III. RELATED WORKS

The development of LDPC encoding and decoding methods has inspired the creation of numerous articles discussing the implementation of these codes. On FPGA devices, in terms of their various features, such as algorithm type used. Type of LDPC used and purpose of implementation. Whether to improve performance, reduce complexity, increase throughput, and so on, such as the following [1]–[3], [11], [15], [17]–[21] conducted a comprehensive survey on LDPC code encoding and decoding techniques (in both academic and industry).

[22], [23] propose a simplified LDPC decoding algorithm to lower implementation complexity, and implemented it on the FPSimilarlylar manner, [24] compares the performance and implementation complexity of LDPC decoders. [5], [25]offer a probabilistic algorithm novel low-complexity, high- productivity Bit Flipping (BF) LDPC decoder over Binary Symmetric Channel (BSC). Including a hardware implementation design for PPBF, on the other hand [26], compares the performance of the Probabilistic Gallager B (PGaB), complex decision message passing LDPC decoder, to the soft decision MinSum (MS) decoder and the implementation them Xilinx Virtex6 Field Programmable Gate Array (FPGA).

[27], [28] discuss and contribute the implementation details requirements of the new 5G NR channel coding platform. Similarly, [9], [13], [29] offer a 5G NR LDPC decoder, and some report a practical hardware architecture and implementation results for 5G-NR LDPC decoder utilizing the FPGA Xilinx Ultra scale XCKU060. [14],[30],[31] offer a high-performance architecture of LDPC decoder on reconfigurable FPGA hardware, Utilizing different algorithms such as Min Sum and bit flipping algorithm. When it comes to power and energy management, could be observed that [32]–[35] suggest power management strategies based on performance needs and resource availability using the DVFS technique. Furthermore, [36], and [37] examine designs for LDPC decoders that can operate at low voltage and power conception.

In digital communication networks, turbo codes are commonly employed, [38]–[40] studied the layout and synthesis of turbo code and enhancement of it utilizing Altera

DOI: <https://doi.org/10.33103/uot.ijccce.23.1.13>

Cyclone II FPGA board and MATLAB software. Equally [41],[42] present the design and implementation for turbo and LDPC decoding needs for high-throughput applications. Nevertheless, [43]–[46] presented a framework and improved error rate performance and compared FFT and DCT-based Orthogonal Frequency Division Multiplexing (OFDM) systems. while [47] discusses the performance of a spatial multiplexed wireless OFDM transmission method with LDPC based on a Sniffer Mobile Robot (SNFRbot). Furthermore, [16],[48],[49] explore and review and provide Techniques for the encoding and decoding of channel codes, such as CC-LDPC, Semi-LDPC-CC, BC-LDPC, and polar code. Others investigate LDPC in varied fields and new designs to improve them, such as in [6], Using the HLS-based technique, proposed a general SystemC behavioral model that can be used to construct hardware efficient LDPC decoders with Xilinx Vivado HLS. This principle is focused on the vectorization paradigm of single instruction multiple data (SIMD).

Nevertheless, [7] investigated the error correction in WSN using short-length LDPC. They examine the power consumption, implementation, resource requirements, and designs of LDPC decoders to see their appropriateness for use in WSN sensor nodes. [12] observed that the implementation in the hardware of variable node and check node in HDL code is quite time-consuming and complex. As a result, they suggested a concept based on Min Sum LDPC decoder. This method also aids in shortening the time required to evaluate and test the variable node and check node designs. Besides [50], a generalized algorithmic method of constructing node processing units (NPU) supports flexibility in run-time while keeping small hardware alternative demands and a large operating frequency and support for flexibility in inter or intra-standard LDPC at operating time.

Reference [53] offered a novel method for LDPC decoders which is high-throughput hardware design and cost-effective. with the same purpose. Moreover, [51] observed that protograph and ARA-based LDPC codes could achieve error efficiency comparable to sample elevated codes and benefit from many design advantages due to their structure. The suggested architecture by [52] is about the structure of quasi-cyclic (QC-LDPC) codes, whose performance is compared to LDPC for intermediate and short block sizes.[53], establish novel techniques for generating regular and systematic Low-Density Parity-Check Matrices (LDPCM), influenced by geometric patterns and the Sarrus method. Moreover, [54] gives their vision of 6G and explains utilization cases and needs for intelligent 6G and multi-terabyte per second (Tb/s). [55],offer a large data-rate LDPC decoder appropriate to use in 802.11n/ac (WiFi) standard. They present more accurate log sum-product method approximations that work for lower signal-to-noise ratio requirements.

Focusing on the LDPC error floor, to improve coding gain arrives at the expense of increasing complication or bit rate, and it is demonstrated were [56] demonstrated that a combination system based on LDPC as an internal code and the Bose, Chaudhuri, and Hocquenghem codes (BCH) as an exterior may lower error limit. The effect of LDPC upon system performance across Additive White Gaussian Noise (AWGN) with Binary Phase Shift Keying (BPSK) and some random fading (Rayleigh and Rician) channels has been examined by [57]. The results demonstrate that LDPC is capable of enhancing transceiver systems for many channel types. Convolutional code limits performance supporting low-bandwidth transmission across Rayleigh fading channels and AWGN [58].

In a different manner [59], create and apply an empirical path loss model (Samir Model) for WiMAX network planning. To keep intruders from getting the transmitted data, [60] published an enhanced Method for Information Hiding using Hybrid Encryption and Steganography.

DOI: <https://doi.org/10.33103/uot.ijccce.23.1.13>

[61], concentrate on the essential crucial parameters needed to design and analyze digital communication systems with lower signal-to-noise power ratio (LSNR) conditions. In an applicative manner, the research results in [62] reveal that developing and understanding the implementation of software-defined radio (SDR) using programmable logic tools is simple. Integrated Matlab<sup>TM</sup> blocks, Matlab/Simulink<sup>TM</sup>, Cyclone II and training platform are used for implementation. [63], proposes a new algorithm for combining three CRC circuits, which test the integrity of transmitted data, into one to reduce the total size of the transceiver utilizing Altera FPGA.

A new field [64] proposed two approaches employing the Viterbi algorithm to identify crimes using crime databases from Iraq and India. [65], provide multidisciplinary software modeling and analysis of a 3210 Gb/s Wavelength Division Multiplexing all-optical bidirectional hybrid communication system for exterior usage. By optimizing the transmitter and receiver design parameters, the efficiency of a multiwavelength free-space optical (MFSO) communication system was improved [66].

Databases of the previously mentioned studies are declared in Tables I and II. We attempted to limit special designs of LDPC in Table III to examine the benefits and drawbacks of each.

TABLE I. STUDIES THAT HAVE BEEN REVIEWED IN THIS PAPER BELONG TO THE IEEE DATABASE

REFERENCE NO.	JOURNAL	YEAR
[1]	IEEE explore	2021
[5]	IEEE Transactions	2018
[8]	IEEE Communications Magazine	2018
[9]	IEEE Transactions on Broadcasting	2019
[10]	IEEE Communications Surveys and Tutorials	2016
[36]	IEEE Journal of Solid-State Circuits	2008
[18]	IEEE Access	2016
[21]	IEEE Communications Surveys and Tutorials	2011
[20]	IEEE 25th International Symposium on On-Line Testing and Robust System Design, IOLTS 2019	2019
[22]	IEEE Transactions	2008
[23]	Design, Automation and Test in Europe, DATE- IEEE Explore	2007
[27]	IEEE Access	2021
[29]	IEEE International Symposium on Circuits and Systems	2019
[30]	IEEE Communications Letters	2018
[32]	IEEE Transactions on Multi-Scale Computing Systems	2018
[35]	IEEE Access	2019
[37]	IEEE Transactions on Very Large Scale Integration (VLSI) Systems	2010
[42]	IEEE International Symposium on Spread Spectrum Techniques and Applications	2008
[48]	IEEE Symposium on Computers and Communications	2017
[50]	IEEE Transactions on Circuits and Systems II: Express Briefs	2018
[67]	IEEE Transactions On Very Large Scale Integration (VLSI) Systems	2018
[68]	Midwest Symposium on Circuits and Systems-IEEE	2017
[52]	IEEE International Symposium on Circuits and Systems	2007
[54]	IEEE Vehicular Technology Magazine	2019
[55]	IEEE Transactions on Very Large Scale Integration (VLSI) Systems	2018

DOI: <https://doi.org/10.33103/uot.ijccce.23.1.13>

TABLE II. STUDIES THAT HAS BEEN REVIEWED IN THIS PAPER THAT BELONG TO THE SPRINGER DATABASE

REFERENCE NO.	JOURNAL	YEAR
[3]	Springer Series in Advanced Microelectronics	1962
[6]	Journal of Signal Processing Systems-springer	2020
[17]	Archives of Computational Methods in Engineering- springer	2021
[41]	Journal of Signal Processing Systems-springer	2011
[46]	Optical and Quantum Electronics- springer	2021
[47]	Institute for Computer Science, Social-Informatics and Telecommunications Engineering- springer	2009
[65]	Optical and Quantum Electronics- springer	2021
[66]	Optical and Quantum Electronics- springer	2020

TABLE III. THE ADVANTAGE AND DISADVANTAGES OF LDPC STUDIES

REFERENCE NO.	YEAR	ADVANTAGE	DISADVANTAGE
[4]	2014	The suggested algorithm has low complexity and outstanding performance compared to the bit-flipping technique.	this method does not employ the iterations approach, which enables the detection of faults introduced by the transmission channel to be done fast and efficiently.
[6]	2020	LDPC decoders using high-level synthesis(HLS) are shown.	Furthermore, it does not detail the design of an entire accelerator, having integration and analysis with a whole processing platform based on a physical layer.
[7]	2014	The results reported are from a real-world FPGA design; therefore, real-world hardware functionalities and performance have been evaluated and checked, unlike others.	The test results reveal that LDPC is suitable for WSN usage. On the other hand, LDPC codes need complicated decoders with powerful hardware and power consumption.
[23]	2007	The synthesis findings related to WiMAX and single-standard LDPC decoders developed usage has been presented, and both decoders can reach a significantly high throughput-to-area ratio (TAR).	When the routing area is considered when analyzing the outcomes of the decoders presented, the TAR (normalized TAR) values of decoders are substantially influenced.
[25]	2017	The flipping process can be carried out on a probabilistic basis. The error-correcting efficiency of the Probabilistic Parallel Bit Flipping (PPBF) decoder is comparable to that of the Gradient Descent Bit Flipping (GDBF) decoder.	However, there is still a significant performance difference between the soft-decision and PGDBF algorithms.
[27]	2021	Adapted min-sum (AMS) decoding was introduced to lower the error risk of degree-1 VNs, in which independent methods handle the core and extension checks.	Compared to belief propagation (BP) decoding, AMS performance is still weak.
[37]	2010	The bypassing strategy has been presented that efficiently minimizes memory access and energy usage.	However, because this code-specific architecture has no broad applicability, it may have difficulty adapting to other platforms.
[42]	2008	The system on chip (MPSoC) design of a multiprocessor is detailed for Turbo and LDPC decoding.	The Throughput of LDPC in the suggested design is low compared to other similar works.

[50]	2018	As can be observed, the suggested dual-tree architecture requires fewer hardware resources and has a greater maximum running frequency than the other general-purpose alternatives.	To be able to accommodate over than single coding rate. A routing network or a method is utilized for combining processing units for decoding to assist more than one code length or code rate to larger optimize its system power. Nonetheless, complicated linkage degrades time, which will lead a concurrent digital system to fail.
[52]	2007	The suggested decoder improves throughput, flexibility, area, and power.	It may demand a lot of memory requirements.
[53]	2020	We can observe that for small-length matrices, the effectiveness of the suggested matrices meets or outperforms the current approaches for constructing parity check matrices.	Even though the approach can generate LDPC codes of any length, it achieves exponential complexity and can only build regular LDPC codes. Also, no power calculations are mentioned.
[55]	2018	The suggested decoder in terms of adjusted throughput rate beat all Wi-Fi and multi-standard decoders.	Generally, high frequency requires higher power consumption.

#### IV. LDPC ENCODER

The LDPC code encoding process consists of two steps: Create a sparse parity-check matrix and use it to produce codewords  $c$  of size  $n$  :

$c = (a_0. a_1 \dots a_{(m-1)}. q_0. q_1 \dots q_{(n-m-1)})$  by encoding a Bitstream block

$c = (a_0. a_1 \dots ia_{(m-1)})$  of size  $k$ , so that  $H * c^T = 0$ , where  $H$  is the PCM, and  $n - m$  are parity bits [31] [2].

The first encoding type was proposed by Gallager in [3], and developments continued until reaching the second type of encoding presented in [69], where a flexible and moderately hardware efficient LDPC encoder was built. The encoder of this type can be constructed with some level of parallelism.

For the family quasi-cyclic LDPC codes the author in [70] provides LDPC encoding approaches and architectures that are efficient and feasible for a particular type of code. These are LDPC for the irregular partitioned permutation. This study extends that primary method by utilizing other structural aspects to enable a more straightforward and faster encoding procedure in software and hardware.

#### V. LDPC DECODER

We may increase error-correcting capabilities, like employing a robust LDPC code or several decoding rounds. An increase in the number of iterations increases complexity and, as a result, decreases processing energy efficiency while increasing transmission energy efficiency. Also, while designing an LDPC decoder, the overall energy dissipation should be addressed holistically. Because the decoder must simultaneously analyze every conceivable message word (such algorithms are frequently referred to as iterative), decoding an LDPC codeword is substantially more complicated than encoding. It is essential to execute an LDPC decoder architecture to sufficiently define it.

The easiest method is employing a Field-Programmable Gate Array (FPGA) chip, which allows for quick parallel logic processing and prototyping [10],[13]. Many characteristics influence the difficulty and performance of an LDPC decoder, including block length, coding rate, processing node complexity, interconnection complexity, number



DOI: <https://doi.org/10.33103/uot.ijccce.23.1.13>

of repetitions, and parallelism level. As a result, there is a sense of balance between the decoder's performance and the difficulty of decoding[15].

LDPC may be decoded efficiently by using soft-information message-passing decoders such as Sum-Product (SP) and Min Sum (MS), as well as hard-decision decoders for example Gallager-A, and B, Bit Flipping (BF), as shown in Fig. 2. Due to their low-complexity design, fast decoding throughput, and ongoing development in error correction, hard choice decoders have lately gained a lot of interest, nearing or overcoming soft-decision decoders.




FIG. 2. TYPES OF LDPC DECODING ALGORITHMS [17].

The LDPC decoding is a repeated procedure where messages are transmitted sequentially between Variable Nodes (VNs) and Check Nodes (CNs) computational units, along tanner graph edges, as shown in Fig. 1. The low complexity of hard choice decoders is because just 1-bit messages are sent from VNs to CNs, simplifying linked networks. [25],[29].

Min-sum decoding is an iterative message-passing decoding popular in LDPC decoders due to its high BER performance and straightforwardness. Every decoding round involves updating and transmitting extrinsic signals within nearby variables and checking points[36]. The min-sum decoding technique, a subset of the sum-product algorithm, minimizes computing complexity while making the decoder numerically reliable[7]. Fig. 3 demonstrates the LDPC encoder and decoder job in the communication channel.

DOI: <https://doi.org/10.33103/uot.ijccce.23.1.13>




FIG. 3. An ECC system is shown. The original message bits are represented by  $K$  and code length (which is the original message bits with the parity bits) could be characterized as  $N$ , and parity bits could be represented by  $N - K$ ; as a result, the code rate of the message will be the ratio between the original message and code length  $R = \frac{K}{N}$  [4]. This data will be sent via the channel and exposed to noise. Some of the bits will be corrupted or eroded when they get to the receiver. The ECC system corrects mistakes and serves as the foundation of dependable data transfer systems.

The sum-product algorithm (SPA) was the first method to decode LDPC. The SPA transforms channel input into a log-likelihood ratio (LLR). Where LLRs are known as  $L(c) = \log\left(\frac{P_{(c=0)}}{P_{(c=1)}}\right)$  where  $c$  is a bit of the frame in the decoding process[6]. The LLR is sent to the variable nodes, which are kept up to date by the variable node process defined in equation (1).

$$V_i = LLRn + \sum_{j \neq i} C_j \dots \dots \dots (1)$$

Where  $n = 1.2 \dots etc$  variable nodes number and  $i, j = 1.2 \dots etc$  variable node degree. The action of a check node is given by equation (2).

$$C_k = 2 \tanh^{-1} \left( \prod_{l \neq k} \tanh \frac{V_l}{2} \right) \dots \dots \dots (2)$$

Where  $l, k = 1.2 \dots etc$  check node degree. In SPA, various nonlinear behaviors are required in check nodes, and large-accuracy external messages are transmitted between the nodes. This indicates a large level of computational complexity. On the other hand, SPA achieves excellent decoding performance [12]. SPA necessitates exponential functions; it is unsuitable for effective hardware implementation. To simplify the decoding technique, the author in [6] introduced and studied the developed history and equations of the Min-Sum algorithm and also presented error correction performance and computing complexity trade-off.

Unlike, the min-sum algorithm in [7], a subset of the sum-product algorithm, minimizes computing complexity while also making the decoder numerically stable. A variable node in the min-sum decoding executes the process shown in equation (3) and then results are delivered to check nodes.

$$L_{cv} = \sum_{m \in M(v) \setminus c} R_{mv} + I_v \dots \dots \dots (3)$$

DOI: <https://doi.org/10.33103/uot.ijccce.23.1.13>

Where  $I_v$ : variable node input  $v$ , recognized as (LLR).

$L_{cv}$ : variable node output  $v$  traveling to check node  $c$ .

$M(v)\setminus c$ : a group of check nodes linked to variable node  $v$ , without the check node  $c$ .

$R_{mv}$ : check nodes output traveling to variable node  $v$ .

A check node gets messages along with the tanner graph from the variable nodes and performs the operation in (4):

$$R_{cv} = \prod_{n \in N(c) \setminus v} \text{sign}(L_{cn}) \times \min_{n \in N(c) \setminus v} |L_{cn}| \dots \dots (4)$$

$R_{cv}$ : check node output  $c$  moving to variable node  $v$ .

All check nodes examine the signal of the information getting out from variable nodes to see if the parity constraint is met. Messages then transmitted back to variable nodes till parity state are fulfilled for each check node, at a point which the decoder terminates the operation. The min-sum decoding takes advantage of soft decisions. Although, a hard decision has been made regarding the late LLR ( $I_v$ ). If it is passive, the output bit is a 1; else, it is a 0 [7].

Through the literature, to highlight two forms of layered decoding schemes: vertically stacked decoding as well as horizontally layered decoding. In the last, a one or a fixed number of check nodes (known as layers) are updated at first. All groups of nearby variable nodes is then refreshed, as well as the decoding process will continue layer at a time. Within vertically layered decoding, an individual or a subset of variable nodes (layer of variable nodes) are updated first. The entire set of surrounding check nodes is then refreshed. Horizontally layered decoding is preferred for practical applications since the serialized check node processor looks simpler for implementation in VLSI. Layered decoders are typically found within LDPC due to their fast computation and regular construction design [37].

Decoder LDPC architecture has three types: entirely parallel architecture, halfway parallel architecture, and serialized architecture. Within a completely identical architecture, the processor of check nodes is required for each one, which will typically produce high hardware costs and convoluted connectivity, making the architecture lesser adaptable. The serial design is too sluggish among most applications since it utilizes only one check node processor for dividing the computations of all the check nodes. For half parallel architectures, many processing units have been used, providing for a reasonable compromise among hardware cost and performance, and are often used in practical implementation. The layered decoding algorithm is the second name for serialized message passing algorithm, with the partially parallel architecture, and its variants are utilized to accomplish faster convergence, i.e. for reducing the number of decoding cycle [37].

## VI. CONCLUSIONS

This study thoroughly examines the fundamental principles of LDPC and its encoding and decoding schemes and performance measurement, comparisons, and applications. The general analysis of existing decoding design techniques and their advantages and disadvantages is done succinctly. According to the analyzed articles, computational cost, low energy, and high performance demand additional research and experimental testing. Numerous notable scholars have suggested substantial decoding algorithms based on LDPC codes to address these challenges.

DOI: <https://doi.org/10.33103/uot.ijccce.23.1.13>

Most of these existing approaches have demonstrated their success in improving decoding performance while requiring minimum complexity; some of the traditional design strategies could be combined with various methods to add more efficiency and effectiveness. Despite it being a strong candidate, many concerns related to the design such as power and complexity can be addressed through more research and testing, making LDPC codes applicable to a wide variety of essential telecommunication services and devices.

## REFERENCES

- [1] O. Ferraz *et al.*, *A Survey on High-Throughput Non-Binary LDPC Decoders: ASIC, FPGA and GPU Architectures*, vol. PP, no. X. IEEE, 2021.
- [2] D. Marotkar, V. Kapur, and S. Bramhe, "Decoding Techniques of LDPC Codes," *Int. J. Innov. Res. Electr. Electron. Instrum. Control Eng.*, vol. 3, no. 3, pp. 188–191, 2015, doi: 10.17148/ijireeice.2015.3345.
- [3] R.G. Gallager, "Low-density parity-check (LDPC) codes," *Springer Ser. Adv. Microelectron.*, vol. 37, pp. 21–28, 1962, doi: 10.1007/978-981-13-0599-3\_12.
- [4] A. El habti El idrissi, R. El Gouri, and H. Laamari, "Conception of a new LDPC decoder with hardware implementation on FPGA card," *Int. J. Eng. Technol.*, vol. 3, no. 4, p. 451, 2014, doi: 10.14419/ijet.v3i4.3185.
- [5] B. Unal, A. Akoglu, F. Ghaffari, and B. Vasić, "Hardware Implementation and Performance Analysis of Resource Efficient Probabilistic Hard Decision LDPC Decoders," *IEEE Trans. Circuits Syst. I Regul. Pap.*, vol. 65, no. 9, pp. 3074–3084, 2018, doi: 10.1109/TCSI.2018.2815008.
- [6] Y. Delomier, B. Le Gal, J. Crenne, and C. Jegou, "Model-Based Design of Flexible and Efficient LDPC Decoders on FPGA Devices," *J. Signal Process. Syst.*, vol. 92, no. 7, pp. 727–745, Jul. 2020, doi: 10.1007/s11265-020-01519-0.
- [7] D. M. Pham and S. M. Aziz, "On Efficient Design of LDPC Decoders for Wireless Sensor Networks," *J. Networks*, vol. 9, no. 12, pp. 3207–3214, 2014, doi: 10.4304/jnw.9.12.3207-3214.
- [8] T. Richardson and S. Kudekar, "Design of Low-Density Parity Check Codes for 5G New Radio," *IEEE Commun. Mag.*, vol. 56, no. 3, pp. 28–34, 2018, doi: 10.1109/MCOM.2018.1700839.
- [9] S. K. Ahn, K. J. Kim, S. Myung, S. I. Park, and K. Yang, "Comparison of Low-Density Parity-Check Codes in ATSC 3.0 and 5G Standards," *IEEE Trans. Broadcast.*, vol. 65, no. 3, pp. 489–495, 2019, doi: 10.1109/TBC.2018.2874541.
- [10] P. Hailes, L. Xu, R. G. Maunder, B. M. Al-Hashimi, and L. Hanzo, "A Survey of FPGA-Based LDPC Decoders," *IEEE Commun. Surv. Tutorials*, vol. 18, no. 2, pp. 1098–1122, Apr. 2016, doi: 10.1109/COMST.2015.2510381.
- [11] Z. Tu and S. Zhang, "Overview of LDPC Codes," *Seventh Int. Conf. Comput. Inf. Technol. Overv. IEEE*, pp. 469–474, 2008, doi: 10.1109/cit.2007.7.
- [12] P. Dhanorkar and M. Kalbande, "Design of LDPC decoder using message passing algorithm," *Proc. 2017 IEEE Int. Conf. Commun. Signal Process. ICCSP 2017*, vol. 2018-Janua, pp. 1923–1926, 2018, doi: 10.1109/ICCSP.2017.8286733.
- [13] A. Katyushnyj, A. Krylov, A. Rashich, C. Zhang, and K. Peng, "FPGA implementation of LDPC decoder for 5G NR with parallel layered architecture and adaptive normalization," *Proc. 2020 IEEE Int. Conf. Electr. Eng. Photonics, EExPolytech 2020*, pp. 34–37, 2020, doi: 10.1109/EExPolytech50912.2020.9243997.
- [14] A. H. Ashou and D. A. Alneema, "HLS Design of Min Sum Decoding Algorithm on Zynq," *Int. J. Comput. Sci. Eng.*, vol. 8, no. 7, pp. 10–15, 2021, doi: 10.14445/23488387/ijcse-v8i7p102.
- [15] A. H. Ashou and D. A. Alneema, "FPGA Hardware Design of Different LDPC Applications : Survey," *Asian J. Comput. Sci. Eng.*, vol. 6, no. 2, pp. 35–44, 2021.
- [16] K. Zhu and Z. Wu, "Comprehensive Study on CC-LDPC, BC-LDPC and Polar Code," *2020 IEEE Wirel. Commun. Netw. Conf. Work. WCNCW 2020 - Proc.*, 2020, doi: 10.1109/WCNCW48565.2020.9124897.
- [17] M. K. Roberts and P. Anguraj, "A Comparative Review of Recent Advances in Decoding Algorithms for Low-Density Parity-Check (LDPC) Codes and Their Applications," *Arch. Comput. Methods Eng.*, vol. 28, no. 4, pp. 2225–2251, Jun. 2021, doi: 10.1007/s11831-020-09466-6.
- [18] J. Andrade, G. Falcao, V. Silva, and L. Sousa, "A Survey on Programmable LDPC Decoders," *IEEE Access*, vol. 4. Institute of Electrical and Electronics Engineers Inc., pp. 6704–6718, 2016, doi: 10.1109/ACCESS.2016.2594265.
- [19] J. Boiko, I. Pyatin, and O. Eromenko, "Design and Evaluation of the Efficiency of Channel Coding LDPC Codes for 5G Information Technology," *Indones. J. Electr. Eng. Informatics*, vol. 9, no. 4, pp. 867–879, 2021, doi: 10.52549/ijeei.v9i4.3188.
- [20] E. N. D. Souza and G. L. Nazar, "Cost-effective Resilient FPGA-based LDPC Decoder Architecture," *2019 IEEE 25th Int. Symp. On-Line Test. Robust Syst. Des. IOLTS 2019*, pp. 84–89, 2019, doi: 10.1109/IOLTS.2019.8854457.
- [21] N. Bonello, S. Chen, and L. Hanzo, "Low-density parity-check codes and their rateless relatives," *IEEE Commun. Surv. Tutorials*, vol. 13, no. 1, pp. 3–26, 2011, doi: 10.1109/SURV.2011.040410.00042.

DOI: <https://doi.org/10.33103/uot.ijccce.23.1.13>

- [22] A. E. Pusane, A. J. Feltström, A. Sridharan, M. Lentmaier, K. S. Zigangirov, and D. J. Costello, "Implementation aspects of LDPC convolutional codes," *IEEE Trans.*, vol. 56, no. 7, pp. 1060–1069, 2008, doi: 10.1109/TCOMM.2008.050519.
- [23] T. Brack *et al.*, "Low complexity LDPC code decoders for next generation standards," *Proc. -Design, Autom. Test Eur. DATE*, pp. 331–336, 2007, doi: 10.1109/DATE.2007.364613.
- [24] T. Brack *et al.*, "A survey on LDPC codes and decoders for OFDM-based UWB systems," *IEEE Veh. Technol. Conf.*, pp. 1549–1553, 2007, doi: 10.1109/VETECS.2007.323.
- [25] K. Le, F. Ghaffari, D. Declercq, B. Vasic, and C. Winstead, "A novel high-throughput, low-complexity bit-flipping decoder for LDPC codes," in *International Conference on Advanced Technologies for Communications*, Dec. 2017, vol. 2017-October, pp. 126–131, doi: 10.1109/ATC.2017.8167601.
- [26] F. Ghaffari, B. Unal, A. Akoglu, K. Le, D. Declercq, and B. Vasic, "Efficient FPGA implementation of probabilistic gallager B LDPC decoder," *ICECS 2017 - 24th IEEE Int. Conf. Electron. Circuits Syst.*, vol. 2018-Janua, pp. 178–181, 2018, doi: 10.1109/ICECS.2017.8292048.
- [27] E. A. Papatheofanous, D. Reisis, and K. Nikitopoulos, "Ldpc hardware acceleration in 5g open radio access network platforms," *IEEE Access*, vol. 9, pp. 152960–152971, 2021, doi: 10.1109/ACCESS.2021.3127039.
- [28] N. Al-Falahy, M. Almahamy, and A. M. Mahmood, "Performance analysis of millimeter wave 5G networks for outdoor environment: Propagation perspectives," *Indones. J. Electr. Eng. Comput. Sci.*, vol. 20, no. 1, pp. 214–221, 2020, doi: 10.11591/ijeecs.v20.i1.pp214-221.
- [29] K. Le Trung, F. Ghaffari, and D. Declercq, "An adaptation of min-sum decoder for 5G low-density parity-check codes," *Proc. - IEEE Int. Symp. Circuits Syst.*, vol. 2019-May, pp. 3–7, 2019, doi: 10.1109/ISCAS.2019.8702344.
- [30] J. Oh and J. Ha, "A two-bit weighted bit-flipping decoding algorithm for LDPC codes," *IEEE Commun. Lett.*, vol. 22, no. 5, pp. 874–877, 2018, doi: 10.1109/LCOMM.2018.2809718.
- [31] S. Pawankar and N. Mohota, "High Performance LDPC Decoder design using FPGA," *Int. Conf. Emerg. Trends Eng. Technol. ICETET*, vol. 2019-Novem, pp. 9–12, 2019, doi: 10.1109/ICETET-SIP-1946815.2019.9092008.
- [32] B. K. Reddy, A. K. Singh, D. Biswas, G. V. Merrett, and B. M. Al-Hashimi, "Inter-cluster thread-to-core mapping and DVFS on heterogeneous multi-cores," *IEEE Trans. Multi-Scale Comput. Syst.*, vol. 4, no. 3, pp. 369–382, 2018, doi: 10.1109/TMSCS.2017.2755619.
- [33] B. Zhai, D. Blaauw, D. Sylvester, and K. Flautner, "Extended dynamic voltage scaling for low power design," *Proc. - IEEE Int. SOC Conf.*, pp. 389–394, 2004, doi: 10.1109/socc.2004.1362475.
- [34] T. Ishihara and H. Yasuura, "Voltage scheduling problem for dynamically variable voltage processors," *Proc. Int. Symp. Low Power Electron. Des. Dig. Tech. Pap.*, vol. 1, no. 1, pp. 197–202, 1998, doi: 10.1109/lpe.1998.708188.
- [35] Y. Qin, G. Zeng, R. Kurachi, Y. Li, Y. Matsubara, and H. Takada, "Energy-Efficient Intra-Task DVFS Scheduling Using Linear Programming Formulation," *IEEE Access*, vol. 7, pp. 30536–30547, 2019, doi: 10.1109/ACCESS.2019.2902353.
- [36] A. Darabiha, A. Chan Carusone, and F. R. Kschischang, "Power reduction techniques for LDPC decoders," *IEEE J. Solid-State Circuits*, vol. 43, no. 8, pp. 1835–1845, 2008, doi: 10.1109/JSSC.2008.925402.
- [37] J. Jin and C. Y. Tsui, "An energy efficient layered decoding architecture for LDPC decoder," *IEEE Trans. Very Large Scale Integr. Syst.*, vol. 18, no. 8, pp. 1185–1195, 2010, doi: 10.1109/TVLSI.2009.2021479.
- [38] M. Fleah and Q. Al-Doori, "State Space Parallelization Method for a 16-Bit Turbo Encoder," *Eng. Technol. J.*, vol. 37, no. 12A, pp. 553–557, 2019, doi: 10.30684/etj.37.12a.9.
- [39] et al 2021 Saeed Ridha Saeed, Azad Raheem Kareem, Ashwaq Q. Hameed, "Implementing a Turbo Code with Orthogonal Frequency Division Multiplexing in FPGA for Wireless Communication Systems," *Solid State Technol.*, 2021, doi: <http://www.solidstatetechnology.us/index.php/JSST/article/view/10335>.
- [40] M. A. Fleah and Q. F. Al-Doori, "Design and Implementation of Turbo encoder/decoder using FPGA," *1st Int. Sci. Conf. Comput. Appl. Sci. CAS 2019*, pp. 46–51, 2019, doi: 10.1109/CAS47993.2019.9075589.
- [41] Y. Sun and J. R. Cavallaro, "A flexible LDPC/turbo decoder architecture," *J. Signal Process. Syst.*, vol. 64, no. 1, pp. 1–16, 2011, doi: 10.1007/s11265-010-0477-6.
- [42] M. Scarpellino, A. Singh, E. Boutillon, and G. Masera, "Reconfigurable architecture for LDPC and turbo decoding: A NoC case study," *IEEE Int. Symp. Spread Spectr. Tech. Appl.*, pp. 671–676, 2008, doi: 10.1109/ISSSTA.2008.131.
- [43] A. A. Jafaar, "Comparison of DFT-Based and DCT-Based Channel Estimation for OFDM System," *Eng. & Tech. Journal*, vol. 33, pp. 682–693, 2015.
- [44] G. A. Al-Kareem, "Low Density Parity Check ( Ldpc ) Codes for a Proposed Slantlet Transform Ofdm System in a Rayleigh Fading Channels With Perfect and Pilot Channel Estimation for M \_ Ary Psk Modulation 1," *Eng. Conf. Control. Comput. Mechatronics(IJCCCE)*, vol. 11, no. 2, pp. 65–78, 2011.
- [45] S. M. Hameed, S. M. Abdulsatar, and A. A. Sabri, "BER Comparison and Enhancement of Different Optical OFDM for VLC," *Int. J. Intell. Eng. Syst.*, vol. 14, no. 4, pp. 326–336, 2021, doi: 10.22266/ijies2021.0831.29.
- [46] S. M. Hameed, S. M. Abdulsatar, and A. A. Sabri, "Performance enhancement for visible light communication based ADO-OFDM," *Opt. Quantum Electron.*, vol. 53, no. 6, 2021, doi: 10.1007/s11082-021-02965-1.

DOI: <https://doi.org/10.33103/uot.ijccce.23.1.13>

- [47] O. Daoud and O. Alani, "MIMO-OFDM System 's Performance Using LDPC," *Inst. Comput. Sci. Soc. Telecommun. Eng.* 2009, pp. 81–88, 2009.
- [48] H. Ben Thameur, B. Le Gal, N. Khouja, F. Tlili, and C. Jeco, "A survey on decoding schedules of LDPC convolutional codes and associated hardware architectures," *Proc. - IEEE Symp. Comput. Commun.*, pp. 898–905, 2017, doi: 10.1109/ISCC.2017.8024640.
- [49] Z. Chen, S. Cai, L. Chen, and X. Ma, "Semi-LDPC Convolutional Codes with Low-latency Decoding Algorithm," *2020 IEEE 6th Int. Conf. Comput. Commun. ICC 2020*, vol. 2, pp. 105–109, 2020, doi: 10.1109/ICCC51575.2020.9344992.
- [50] P. Hailes, L. Xu, R. G. Maunder, B. M. Al-Hashimi, and L. Hanzo, "Hardware-Efficient Node Processing Unit Architectures for Flexible LDPC Decoder Implementations," *IEEE Trans. Circuits Syst. II Express Briefs*, vol. 65, no. 12, pp. 1919–1923, 2018, doi: 10.1109/TCSII.2018.2807362.
- [51] D. J. Costello, A. E. Pusane, C. R. Jones, and D. Divsalar, "A comparison of ARA- and protograph-based LDPC block and convolutional codes," *2007 Inf. Theory Appl. Work. Conf. Proceedings, ITA*, pp. 111–119, 2007, doi: 10.1109/ITA.2007.4357569.
- [52] Y. Sun, M. Karkooti, and J. R. Cavallaro, "VLSI decoder architecture for high throughput, variable block-size and multi-rate LDPC codes," *Proc. - IEEE Int. Symp. Circuits Syst.*, vol. 1, no. c, pp. 2104–2107, 2007, doi: 10.1109/iscas.2007.378514.
- [53] M. Sarvaghad-Moghaddam, W. Ullah, D. N. K. Jayakody, and S. Affes, "A new construction of high performance LDPC matrices for mobile networks," *Sensors (Switzerland)*, vol. 20, no. 8, pp. 1–24, 2020, doi: 10.3390/s20082300.
- [54] Z. Zhang *et al.*, "6G Wireless Networks: Vision, Requirements, Architecture, and Key Technologies," *IEEE Veh. Technol. Mag.*, vol. 14, no. 3, pp. 28–41, 2019, doi: 10.1109/MVT.2019.2921208.
- [55] I. Tsatsaragkos and V. Paliouras, "A Reconfigurable LDPC Decoder Optimized for 802.11n/ac Applications," *IEEE Trans. Very Large Scale Integr. Syst.*, vol. 26, no. 1, pp. 182–195, 2018, doi: 10.1109/TVLSI.2017.2752086.
- [56] A. H. Majeed, "LDPC Error Floor Improvement," *Eng. Tech. J.*, vol. 30, no. 3, pp. 474–488, 2012.
- [57] M. F. Mosleh, "Evaluation of Low Density Parity Check Codes Over Various Channel Types," *Eng. Tech. Journal*, vol. 29, no. 5, pp. 961–971, 2011.
- [58] A. E. Abdelkareem, "Convolutional Code Constraint Length over Rayleigh Fading Channel : Performance Evaluation and Hardware Aspects," *Iraqi J. Comput. Commun. Control Syst. Eng.*, vol. 17, no. 1, pp. 42–48, 2017.
- [59] S. M. Hameed, "Planning of WiMAX Networks Based on Modified Empirical Path Loss Model," vol. 2, pp. 16–24, 2012, doi: 10.4156/jcis.vol2.issue1.2.
- [60] F. S. Abed, "A modified method of information hiding based on hybrid cryptography and steganography," *3rd Int. Conf. Digit. Inf. Process. Commun. ICDIPC 2013*, vol. 12, no. 1, pp. 714–726, 2012.
- [61] D. R. Zaghar, H. N. Abdullah, and I. M. Farhan, "A Review for the Adopted Techniques in Low SNR Communication Systems," *Iraqi J. Comput. Commun. Control Syst. Eng.*, vol. 20, no. 1, pp. 40–52, 2020, doi: 10.33103/uot.ijccce.20.1.5.
- [62] H. N. Abdullah and H. A. Hadi, "Design and Implementation of a FPGA Based Software Defined Radio Using Simulink HDL Coder," *Eng. Tech. J.*, vol. 28, no. 23, pp. 6750–6767, 2010.
- [63] Q. Al-Doori and O. Alani, "A multi polynomial CRC circuit for LTE-Advanced communication standard," *2015 7th Comput. Sci. Electron. Eng. Conf. CEEC 2015 - Conf. Proc.*, pp. 19–23, 2015, doi: 10.1109/CEEC.2015.7332693.
- [64] R. R. A. Hussein, S. M. Al-Qaraawi, and M. S. Croock, "Viterbi optimization for crime detection and identification," *Telkomnika (Telecommunication Comput. Electron. Control.*, vol. 18, no. 5, pp. 2378–2384, 2020, doi: 10.12928/TELKOMNIKA.V18I5.13398.
- [65] S. M. Abdulsatar, M. A. Saleh, A. K. Abass, M. H. Ali, and M. A. Yaseen, "Bidirectional hybrid optical communication system based on wavelength division multiplexing for outdoor applications," *Opt. Quantum Electron.*, vol. 53, no. 10, p. 597, 2021, doi: 10.1007/s11082-021-03252-9.
- [66] M. A. Yaseen, A. K. Abass, and S. M. Abdulsatar, "Enhancing of multiwavelength free space optical communication system via optimizing the transceiver design parameters," *Opt. Quantum Electron.*, vol. 52, no. 8, p. 383, 2020, doi: 10.1007/s11082-020-02498-z.
- [67] T. T. Nguyen-ly, V. Savin, K. Le, D. Declercq, and S. Member, "Analysis and Design of Cost-Effective ,High-Throughput LDPC Decoders," *IEEE Trans. VERY LARGE SCALE Integr. Syst.*, vol. 26, no. 3, pp. 508–521, 2018.
- [68] Y. Liu, C. Zhang, P. Song, and H. Jiang, "A high-performance FPGA-based LDPC decoder for solid-state drives," *Midwest Symp. Circuits Syst.*, vol. 2017-Augus, pp. 1232–1235, 2017, doi: 10.1109/MWSCAS.2017.8053152.
- [69] N. Tom Richardson, South Orange and N. (US) (US); Hui Jin, Annendale, "( 12 ) United States Patent," *QUALCOMM Inc. San Diego, CA*, vol. 2, no. 12, [Online]. Available: <https://patents.google.com/patent/US7346832B2/en>.
- [70] D. E. Hocevar, "Efficient Encoding for a Family of Quasi-Cyclic LDPC Codes," *GLOBECOM - IEEE Glob. Telecommun. Conf.*, vol. 7, pp. 3996–4000, 2003, doi: 10.1109/glocom.2003.1258979.