



## Improved Design for the High Gain Wideband Matrix Amplifiers Using Differential Cells and Microwave CMOS Technology

Saeed R. Saeed<sup>a\*</sup>, Azad R. Kareem<sup>b</sup> , Ashwaq Q. Hameed<sup>a</sup> 

<sup>a</sup> Electrical Engineering Dept., University of Technology-Iraq, Alsina'a street, 10066 Baghdad, Iraq.

<sup>b</sup> Control and Systems Engineering Dept., University of Technology-Iraq, Alsina'a street, 10066 Baghdad, Iraq.

\*Corresponding author Email: [eee.18.15@grad.uotechnology.edu.iq](mailto:eee.18.15@grad.uotechnology.edu.iq)

### HIGHLIGHTS

- The Matrix Amplifier is a structure designed to increase the gain of the wideband distributed amplifiers.
- A promising method for the deployment of high-speed optical systems with completely integrated transceivers by utilizing CMOS-distributed amplifiers with bandwidths of gigahertz to a few tens of gigahertz
- The stable gain and excellent terminal match across a wide frequency range are the key reasons for the increased usage of distributed amplifiers.
- The solution to the gain bandwidth roll-off problem is in this paper.
- Decreasing the roll-off problem in which the values of the gain and BW are approximately balanced (High gain and high bandwidth).

### ABSTRACT

The Matrix Amplifier is a structure designed to increase the gain of the wideband distributed amplifiers. A matrix amplifier is used to improve the pass-band gain while preserving the dispersed design-wide characteristics to use the multiplicative gain mechanism. In this paper, the matrix distributed amplifier methodology is developed using differential cells instead of active amplifier cells to improve the wideband characteristics. Shunt capacitances are connected in the centerline to absorb the peaking impact at a cut-off frequency and reduce gain ripples. As an application of the ideas and concepts of matrix amplifiers, a modified step-by-step design of rows 4 and column 2 matrix amplifier is undertaken using a Quasi Differential amplifier. A Matrix differential amplifier using a shifted-second-tier structure technique is then built and tested in 0.18  $\mu\text{m}$  Complementary Metal Oxide Semiconductors technology. The advantages gained from the proposed design are high gain, high bandwidth, low noise, and no need for balun circuits. The design and simulation results were achieved using ADS. The significant results show a high gain of 40 dB and a 33 GHz bandwidth. The noise figure is also 3.583, with S11, S22, and S12 being -10 dB, -10dB, and -40dB, respectively; the output power at 1-dB gain compression point is evaluated (P1dB) of +6.4 dBm, and the total DC power dissipation is 266mW. The cadence tools produced the layout design and specifications, although the chip size was 1.1mm<sup>2</sup>.

### ARTICLE INFO

**Handling editor:** Ivan A. Hashim

#### Keywords:

Quasi-Differential Amplifier; Microwave amplifier; Matrix amplifier; Wideband amplifier; distributed amplifier.

## 1. Introduction

One of the most common broadband amplifier topologies is distributed amplifier (DA), sometimes called a traveling-wave amplifier. Distributed amplifier (DA) was first suggested by Percival in 1936 and further refined by Ganton in 1948 [1]. By introducing capacity from active devices into the synthetic transmission lines, the distributed amplifier achieves flat pass-band gain, high phase linearity, and perfect impedance properties throughout a large frequency range [2]. Although transistor technology has been provided most significant driver of gain and also bandwidth with microwave signals and RF amplifiers, and the product of gain with bandwidth (GBW) is constant; however, the transistors are physical environment (designed) affect and limits in which the practical gain and bandwidth of amplifiers [3]. The design cost of a radio frequency (RF) device is based on integration, and performance is cheap and enhanced by the force of nanoscale scaling complementary-metal-oxide-semiconductor (CMOS) technology [4]. The high-rate broadband communication systems need to use wideband amplifiers as critical building blocks. One of the most common alternatives for broadband amplification applications appears to be the

distributed amplifier [5]. The high gain-bandwidth product and outstanding linearity, like distributed amplifiers (DA), make them a great choice for highly wideband amplification applications [6]. The amplifier's bandwidth can be restricted when utilizing gate and drain circuits transmission lines in which the main difficulty is distributed based-amplifier theory [7]. High GBW could be attained using interest growth methods if the problem of bandwidth constraint were overcome [8]. Concentration in each stage of a distributed amplifier is undoubtedly the simplest approach that raises appeal. The first conceivable solution is to enhance transconductance [9]. CMOS distributed amplifiers have received a lot of interest due to recent breakthroughs in deep submicron manufacturing technology, leading to lower costs and a better degree of integration [10]. A promising method of deployment based on high-speed optical systems with completely integrated transceivers. Utilize the CMOS-distributed amplifiers with bandwidths of giga-hertz to a few tens of giga-hertz [11]. Because the disadvantage of additive gain operation and the lack of High-Q on-chip passive components restricted CMOS distributed amplifiers [12]. The purpose of this paper is to suggest a design for a Matrix Quasi Differential QD amplifier. This will allow the amplifier to take advantage of the differential amplifier features such as high BW and low noise; in addition, it eliminates a balun circuit, and the proposed technique is a single-ended input/output. The structure of the distributed amplifier is useful in many applications of microwave range, such as in radar, wireless, optical, and mobile communication systems—however, it utilizes design microwave switches [13].

## 2. Review

Many academics presented almost effective solutions to common distributed amplifier problems. In 2006, researchers suggested a two-by-four matrix amplifier created in a two-row, four-column, and three-layer metal 0.18  $\mu\text{m}$  SOI CMOS process. [14]. This design provides a 12.5 GHz unity-gain bandwidth and a 15 dB average pass-band gain. The SOI CMOS process design derived a half section that matches the input and output ports within  $50 \Omega$  based on  $S_{11}$ , and  $S_{22}$  observed values of surpassing 7 and 12 dB, respectively. This design also consumed total power of 233.4 mW from 2.4V and 1.8V when integrated into  $2.0 \times 2.9 \text{ mm}^2$ . In 2010, authors proposed a distributed 2 x 3 matrix amplifier with active post distortion and an ideal gate bias linearization strategy to eliminate broadband distortion in a fully integrated CMOS technique. According to simulation data, the  $S_{21}$  power gain peaks at 7.1dB before rolling off to gain bandwidth of 16 GHz, returning a loss of less than -10 dB and  $S_{12}$  isolation of less than -45 dB. The simulation results revealed 9 dBm IIP3 improvement at -10 dBm output power, translating to 18 dB third-order intermodulation IM3 suppression [15]. In 2017, authors offered the matrix single-stage distributed amplifier as a new amplifier topology (M-SSDA). The amplifier may have a lower gain-per-device than traditional distributed and matrix amplifiers since it only employs multiplicative gain. A two-tiered common-emitter (CE) M-SSDA based on a full-foundry double hetero-junction bipolar transistor (DHBT) model demonstrated the practicality of the proposed design. Simulations predict a 20dB gain at 324GHz bandwidth [16]. In 2020, researchers also demonstrated a tapered matrix distributed amplifier with perfect integration for broadband applications. TSMC's 180 nm CMOS RF technology created the distributed amplifier. The suggested distributed amplifier uses a matrix architecture that simultaneously uses the two multiplicative gain and additive gain processes to improve gain. Reduced power consumption is also achieved by the use of tapered transmission lines. In addition, a superior RL network replaces the terminating resistor on the input transmission line to enhance the DA's noise curve. To increase bandwidth, the gain cells in the initial stage of the distributed amplifier are adjustable cascade amplifiers. According to simulation data, the suggested distributed amplifier with a 3-dB bandwidth at 19.5 GHz produces a flat power gain ( $S_{21}$ ) of  $12 \pm 1$  dB. The DA's  $S_{11}$  and  $S_{22}$  are less than -10 dB at the specified frequency range. The noise figure (NF) operational range ranges from 5 to 6.75 dB [17].

## 3. Distributed Amplifier and Matrix Amplifier

Distributed amplifiers (DA) are used additive amplification to achieve wide bandwidth [18]. A matrix amplifier (MA) consists of simply two or more differential amplifiers stacked in a multiplicative manner. To achieve a decent performance and improved amplifier design that utilizes a multiplicative amplification in a 2-D array, this design is distributed the gain by which elements are used [19]. The most popular type of traditional distributed amplifiers (DA) with artificial transmission lines (discrete inductors) is shown in Figure 1 [20]. The constant  $-k^{\text{th}}$  of the filter coefficient is commonly used in artificial transmission lines. The image impedance terminates the amplifier gate and drain lines [21]. As shown in Figure 2, the matrix amplifier is made by one or more stages. The latter stage of the input line is a stacked distributed amplifier overlapping with the former output line. [22]. The module is mixed by additive and multiplicative amplification that is proved by the properties of a cascaded distributed amplifier [23]. There are many of several advantages [24]: 1) it takes up less chip area and can be easily implemented on a monolithic IC, 2) it has better input and output matching, 3) it should result in a lower noise figure, and 4) the phase delay is cut in half.




Figure 1: Conventional distributed amplifiers with artificial lines [20]




Figure 2: Example of matrix DA architecture consisting of two rows [22]

The stable gain and excellent terminal match across a wide frequency range are given decent reasons to increase the usage of DAs [23]. However, the worst scenario can be to misspend half of the output current from the FETs, allowing current to flow in the opposite direction down the drain line to the idle drain load end [24]. Moreover, the drain current might be sent into the output drain in real-world scenarios by simply tapering the resistance of the artificial transmission lines [25]. Furthermore, if the drain line is cut on the interior section of the final piece of equipment, the former current can flow in the reverse direction into the drain line in the best-case scenario. Obsolete, this technology can render all previous equipment; however, it can only produce a single-stage distributed amplifier. The amplifiers output current is provided by [26]:

$$I_{out} = \frac{1}{2} g_m e^{-\frac{\theta_d}{2}} \sum_{k=1}^n V_{ck} e^{-(n-k)\theta_d} \tag{1}[24]$$

The voltage across the  $C_{gs}$  of the  $K^{th}$  transistor is referred to  $V_{ck}$ . The number of transistors is  $n$ , and the drain line propagation constant is  $\theta_d = A_d + j\phi_d$ . The  $V_{ck}$  whereas calculated by multiplying the voltage at the gate terminal of the  $k^{th}$  FET by:

$$V_{ck} = \frac{V_i e^{-(2k-1)\theta_g / 2 - j \tan^{-1}(\omega/\omega_g)}}{2 [1 + (\omega/\omega_g)^2]^{1/2} [1 - (\omega/\omega_c)^2]^{1/2}} \tag{2}[24]$$

Both lines' phase velocities must be same degree, as previously stated, to get a good gain as shown on outcome result as follow:

$$I_0 = \frac{g_m V_i \sinh\left[\frac{n}{2}(A_d - A_g)\right] e^{-n(A_d + A_g)/2 - jn\phi - j \tan^{-1}(\omega/\omega_g)}}{2\left[1 + (\omega/\omega_g)^2\right]^{1/2} \left[1 - (\omega/\omega_c)^2\right] \sinh\left[\frac{1}{2}(A_d - A_g)\right]} \tag{3}[24]$$

The amplifier's voltage gain is determined by the following:

$$A = \frac{g_m (R_{og} R_{od})^{1/2} \sinh\left[\frac{n}{2}(A_d - A_g)\right] e^{-n(A_d - A_g)/2}}{2\left[1 + (\omega/\omega_g)^2\right]^{1/2} \left[1 - (\omega/\omega_c)^2\right]^{1/2} \sinh\left[\frac{1}{2}(A_d - A_g)\right]} \tag{4}$$

The typical impedance of gate and drain lines is  $R_{og}$  and  $R_{od}$ . If  $R_{og} = R_{od} = R_o$ , then the amplifier's maximum voltage gain is given by:

$$|A_v(0)| = \frac{1}{2} n g_m R_o \tag{5}$$

### 4. The Proposed Matrix Differential Design

As a gain cell in distributed amplifiers, Quasi-differential amplifiers do not require a balun and can boost bandwidth. The amplification from DC, low noise, strong stability, and correct coupling and flexibility are further advantages. Figure 3(a) depicts the basic architecture of a QDA amplifier for use in a distributed amplifier system. The current source in this circuit is a transistor  $m_3$ , whereas the biased transistors are transistors  $m_1$  and  $m_2$ . The gate of  $m_1$  and the drain of  $m_2$  are used to receive the input signal and deliver the output signal, respectively. The resistor  $R_{dd}$  is the drain load resistor of transistor  $M2$ . Its value should be high enough to increase the voltage gain of the differential stage. Figure 3(b) shows the equivalent circuit of the QDA amplifier. In Figure 3(b), resistances  $r_{d1}$  and  $r_{d2}$  are the internal (intrinsic) drain-to-source resistances of transistors  $m_1$  and  $m_2$ , respectively. The external resistor  $R_{dd}$  is part of the drain load impedance  $Z_D$  appearing in the equivalent circuit model.




Figure 3: The quasi-differential amplifier (QDA) is a distributed amplifier's gain cell. (b) Equivalent circuit for the proposed QDA

The Quasi-differential amplifier's S-parameter matrix is given by:

$$[S]_{QDA} = \begin{bmatrix} 1 & 0 \\ \frac{2g_{m1}g_{m2}}{g_{m1}+g_{m2}} & 1 \end{bmatrix} \tag{6}$$

If  $g_{m1} = g_{m2} = g_m$ , then:

$$[S]_{QDA} = \begin{bmatrix} 1 & 0 \\ g_m & 1 \end{bmatrix} \tag{7}$$

The voltage gain of a QDA is identical to that of a conventional common source amplifier and may be calculated as follows:

$$A_V(0) \approx g_m \cdot R_o \tag{8}$$

If the system impedance is the same as the impedance of the gate and drain lines, the Quasi-differential distributed amplifiers' ports can be matched. In this instance, the artificial transmission line is lossless. Therefore, the voltage gain, also cut-off frequency, and line impedance can be determined as follows:

$$|A_V(0)| = \frac{1}{2} n g_m R_o \tag{9}$$

$$f_{cg} = \frac{\omega_{cg}}{2\pi} = \frac{1}{\pi \sqrt{L_g C_g}} \tag{10}$$

$$Z_{gate} = \sqrt{\frac{Z_g}{Y_g}} = \sqrt{\frac{L_g}{C_g}} \tag{11}$$

Matrix Distributed Amplifier is a typical approach for achieving high gain in DAs. Strong input-output isolation ensures great stability, low harmonic factors, and oscillation in a typically distributed amplifier. Furthermore, the gain modules may be easily cascaded due to perfect input-output impedance matching. For example, if m identical amplifier circuits are connected as a matrix, the matrix gain is as follows:

$$|A_V|_{matrix} = |A_{V1}|^m \tag{12}$$

The suggested MQDDA circuit is depicted in Figure 4, with m = 4 and n = 2. The cascade connection of multiple amplifier stages requires a blocking section after each stage. The blocking section is a capacitor that will decrease the amplifier's gain in lower frequencies to zero when the frequency approaches the dc. The inserted capacitor C is called a Metal-Insulator-Metal capacitor (MIM) [27]. The flowchart of the proposed QDDA design with n stage is shown in Figure 5.




Figure 4: Schematic diagram of the proposed Matrix Quasi differential distributed amplifier

The value of  $V_{c,k}$  is found to be frequency-dependent, particularly for tiny k values. The overall gain at the output has a high ripple because all node voltages contribute to the output via the FETs' transconductance. In this work, a new design technique called shifting the second tier was applied as a solution to this challenge (SST). The second tier is relocated away from the centerline's earlier nodes in this circuit, preventing amplification from these nodes. As a result, without sacrificing

total gain or bandwidth, this arrangement enhances gain–flatness. However, the shift of the second tier increases the size of the circuit due to the use of new inductances inserted in the shifted space; therefore, this improvement comes at the expense of the chip area. The total DC power consumed by the amplifier is calculated from:

$$P_{DC} = V_{DD} \cdot I_D + V_{DD} I_S \tag{13}$$

Where  $I_D$  and  $I_S$  are the total DC currents consumed by sources  $V_{DD}$  and  $V_{SS}$ . These DC currents can be calculated from current probes inserted in the circuit after performing DC simulation using ADS.




Figure 5: Flowchart for designing a QDDA with  $n$  stages

### 5. The Performance of The Proposed Amplifier

To validate The Matrix Quasi Differential Distributed Amplifier (MQDDA) suggested concept, it was compared to a traditional amplifier design Matrix Distributed Amplifier (MDA). Both circuits use the same components for the passive and active cells and have the same number of stages (three). The gain block in the MDA is made up of a single FET, whereas the QDA circuit is used in the suggested architecture. Figure 6 shows the gain response of the classical and proposed MDA. The MQDDA has more benefits in reaching higher gain and wider bandwidth and being stable and flat in the response. Table 1 shows the final component values used in the design.

Table 1: Final element values used in the design

Parameter	Value	Parameter	Value	Parameter	Value
$V_d$	3.3v	$C_d$	0.3 pF	$L_d$	0.2 nH
$V_s$	2.8v	$C_g$	0.2 pF	$L_g$	0.5 nF
After trade off:		$C_g$	0.2 pF	$L_g$	0.3 nF




Figure 6: Gain of MDA VS MQDDA

### 6. Results and Discussion

The circuit design of Matrix Quasi differential distributed amplifier MQDDA demonstrates a novel MDA structure based on cascading and differential amplifiers. S-parameter analysis using ADS is used to simulate the circuit, as shown in Figure 7. In comparison to prior works stated in the linked study. The DA coefficient ( $S_{21}$ ) is 40 dB, whereas the bandwidth is from DC to 33 GHz. The power gain is approximately flat bandwidth responses and decreases rapidly after 33 GHz, as shown in Figure 7 (a). The input and output return losses are less than -10 dB, as shown in Figures 7 (b) and 7 (c). So, the design is acceptable, matching the entire frequency range. However, reverse isolation  $S_{12}$  is less than -40 dB Figure 7 (d). The minimum noise figure (NFmin) is shown in Figure 8(a), with the lowest value of 3.583 at 11 GHz, and the actual noise figure of the circuit versus frequency is sketched in Figure 8(b). The stability factor of the proposed design is shown in Figure 9(a), showing a stable operation over the desired band. The phase angle of  $S_{21}$  versus frequency is presented in Figure 9(b) to indicate the linearity of the phase response. The abrupt change in phase at 33 GHz is due to the unstable operation of the amplifier at this frequency. Also, the 1-dB gain compression point (P1dB) is about +6.4 dBm at 25GHz, as shown in Figure 10. It could be noted the (P1dB) will decrease as the frequency increases. The amplifier’s final layout is presented in Figure 11, and the MQDDA layout demonstrates that the suggested approach has also enhanced GBW. The implemented chip is  $1.132 \text{ mm}^2$  size when the pads are included. Off-chip capacitors and chokes are used in the bias circuit.




Figure 7: The S-parameters of the proposed MQDDA. (a)  $S_{21}$ , (b)  $S_{11}$ , (c)  $S_{22}$  and (d)  $S_{12}$




Figure 8: (a) The minimum NF of the proposed MQDDA. (b) The actual NF of the proposed MQDDA




Figure 9: (a). The stability factor of the proposed MQDDA. (b) The phase angle of  $S_{21}$  versus frequency




Figure 10: The 1-dB gain compression point@25GHz ( $P_{1dB}$ ) of proposed MQDDA




Figure 11: Die Micrograph of the proposed MQDDA

Table 2 shows an overview of the implemented CMOS DAs and state-of-the-art CMOS DAs wideband LNAs that have recently been described based on the distributed amplifier structure. However, distributed amplifiers with high gain, outstanding linearity, and average NF advantages can be shown over other architecture. Therefore, the suggested roll-off problem on MQDDA architecture will be more obvious if CMOS technology is adopted.



**Table 2:** Summary of previous works on DAs and the results of current work

References	Gain (dB)	BW (GHz)	GBW (GHz)	NF (dB)	Ripple (dB)	Area (mm <sup>2</sup> )	Technology
Ref [13]	15	12.5	70	–	±2	5.8	0.18 μm CMOS
Ref [14]	7.1	16	36	4.1	±2	2.02	0.13 μm CMOS
Ref. [15]	20	324	3240	–	±1	–	–
Ref. [28]	12	19.5	78	5-6.75	±1	-	0.18 μm CMOS
Ref. [29]	11.6	7.9	30	3.55-4.25	±0.6	2.16	pHEMT
This work	40	33	3300	3.583	±1	1.1	0.18 μm CMOS

## 7. Conclusion

The MQDDA proposed a decent solution to the gain bandwidth roll-off problem. In 0.18μm, CMOS technology with MQDDA was developed and tested. Due to the greatest cut-off frequency of the Quasi-differential amplifier, the QDA design technique was used for adopting the distributed amplifier design. This means increasing the bandwidth by using differential amplifier cells substituted by increasing the number of stages. Therefore, the best performance is achieved by designing the QDDA using the QDA. The suggested (MQDDA) 1.1 mm<sup>2</sup> layout area is a decent and acceptable value compared to other works. The average gain of the MQDDA is 40 dB with a bandwidth of 33 GHz. The measured results revealed that the MQDDA design is decreasing the roll-off problem in which the values of gain and bandwidth are approximately balanced (High gain and high bandwidth). The advantage of low manufacturing cost has been made by CMOS technology widely used in microwave applications. Future works, based on other techniques such as InP, might enhance the bandwidth instead of CMOS.

### Author contribution

All authors contributed equally to this work.

### Funding

This research received no specific grant from any funding agency in the public, commercial, or not-for-profit sectors.

### Data availability statement

The data that support the findings of this study are available on request from the corresponding author.

### Conflicts of interest

The authors declare that there is no conflict of interest.

### References

- [1] R. Santhakumar, B. Thibeault, M. Higashiwaki, S. Keller, Z. Chen, U. Mishra, R. York, Two-Stage High-Gain High-Power Distributed Amplifier Using Dual-Gate GaN HEMTs, *IEEE Trans. Microwave Theory Tech.*, 59 (2011) 2059–2063. <https://doi.org/10.1109/TMTT.2011.2144996>
- [2] J. Chen, A. Niknejad, Design and Analysis of a Stage-Scaled Distributed Power Amplifier, *IEEE Trans. Microwave Theory Tech.*, 59 (2011) 1274–1283. <https://doi.org/10.1109/tmtt.2011.2125985>
- [3] S. Kam, O. Kwon, Y. Jeong, A Wideband Distributed Amplifier Employing an Envelope Tracking Technique, *IEEE Microwave Wireless Compon. Lett.*, 23 (2013) 312–314. <https://doi.org/10.1109/lmwc.2013.2257999>
- [4] K. Narendra, H. Yan, B. Yarman, A. Latef, Distributed power amplifier with novel integration technique of broadband impedance transformer using pseudomorphic HEMT and gallium nitride HEMT, *IET Microwaves, Antennas . Propag.*, 11 (2017) 949–954. <https://doi.org/10.1049/iet-map.2016.0934>
- [5] S. Zhang et al., Design of a Broadband MMIC Driver Amplifier with Enhanced Feedback and Temperature Compensation Technique, *Electronics*, 11 (2022)498. <https://doi.org/10.3390/electronics11030498>
- [6] E. Ivanov , M. Tobar, Low phase-noise sapphire crystal microwave oscillators: current status. *IEEE Transactions on Ultrasonics, Ferroelectrics and Frequency Control*, 56 (2009) 263–269. <https://doi.org/10.1109/tuffc.2009.1035>
- [7] G. Breed, A Review of RF/Microwave Switching Technologies. *High-Frequency Electronics* Copyright © 2010 Summit Technical Media, LLC, 70-72, 2010.
- [8] R. Leitão, Design of a Limiting Amplifier for an Optical Receiver. Master Thesis, Electrical, and Computer Engineering, New University of Lisbon, Portugal, 2018.

- [9] N. Verrascina, Design of ULP circuits for Harvesting applications. Electronics. Master Thesis, Université de Bordeaux, France, 2019.
- [10] A. Ghadiri and K. Moez, A New Loss-Reduced Distributed Amplifier Structure, in Circuits and Systems (ISCAS). IEEE Int.Symp., 2029- 2032, 2009. <https://doi.org/10.1109/iscas.2009.5118191>
- [11] C. Tai-Yuan Chen, C. Jun-Chau Chien, L. Liang-Hung, 45.6-GHz matrix distributed amplifier in 0.18- $\mu\text{m}$  CMOS. Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005. <https://doi.org/10.1109/cicc.2005.1568622>
- [12] P. Chen, J. Kao, P. Huang, and H. Wang, A novel distributed amplifier with high gain, low noise and high output power in 0.18- $\mu\text{m}$  CMOS technology, IEEE Trans. Microwave Theory Tech., 61, 2013, 1533-1542. <https://doi.org/10.1109/TMTT.2013.2247048>
- [13] C. Florian, P. Traverso, and A. Santarelli, A Ka-Band MMIC LNA in GaN-on-Si 100-nm Technology for High Dynamic Range Radar Receivers, IEEE Microwave Wireless Compon. Lett., 31 (2021) 161–164. <https://doi.org/10.1109/lmwc.2020.3047152>
- [14] P. Jinho and D. Allstot, A matrix amplifier in 0.18- $\mu\text{m}$  SOI CMOS. IEEE Trans. Circuits Syst. I Regul. Pap., 53 (2006) 561–568. <https://doi.org/10.1109/tcsi.2005.859054>
- [15] Z. El-Khatib, L. MacEachern, and S. Mahmoud, CMOS interleaved distributed  $2 \times 3$  matrix amplifier employing active post distortion and optimum gate bias linearization technique, International Conference of CCECE, Calgary, AB, Canada, 2010. <https://doi.org/10.1109/CCECE.2010.5575149>
- [16] T. Odedeyi and I. Darwazeh, Matrix single-stage distributed amplifier design for ultra-wideband application. IEEE Int. Conf. Electron., Circuits Syst., 5-8 Dec. 2017. <https://doi.org/10.1109/ICECS.2017.8292006>
- [17] M. Harifi-Mood, S. Avval, A. Bijari, and N. Kandalaf, A Low-Power Tapered Matrix Distributed Amplifier for Ultra-Wide-Band Applications. IEEE Annual Information Technology, Electron. Mobile Commun. Conf., 2020, 0815-0820. <https://doi.org/10.1109/IEMCON51383.2020.9284842>
- [18] H. Chih-Yin, S. Tzu-Yu, and S. S. H. Hsu, CMOS Distributed Amplifiers Using Gate–Drain Transformer Feedback Technique, Microwave Theory and Techniques, IEEE Trans. Microwave Theory Tech., 61, 2013, 2901-2910. <https://doi.org/10.1109/tmtt.2013.2271614>
- [19] A. Mogheysy and H. MiarNaimi, Two-dimensional distributed amplifier for extreme extension of GBW, PAE, and  $OP_{1\text{dB}}$ . IET Microwaves Antennas Propag., 11 (2017) 1782-1790. <https://doi.org/10.1049/iet-map.2016.1042>
- [20] G. Nikandish, R. Staszewski, and A. Zhu, The (R)evolution of Distributed Amplifiers: From Vacuum Tubes to Modern CMOS and GaN ICs. IEEE Microwave Magazine, 19 (2018) 66–83. <https://doi.org/10.1109/mmm.2018.2813838>
- [21] W. Chen-Wei, A Compact and Low DC Power Distributed Amplifier with Cascaded Gain Stages Using Signal-Reused Technique in 0.18- $\mu\text{m}$  CMOS, Proceedings of the 12th European Microwave Integrated Circuits Conference, Nuremberg, Germany, 2017. <https://doi.org/10.23919/eumic.2017.8230688>
- [22] M. Ferndahl and H. Vickers, The matrix balun: A transistor-based module for broadband applications, IEEE Trans. Microwave Theory Tech., 57 (2009) 53–60. <https://doi.org/10.1109/tmtt.2008.2008935>
- [23] Shailesh, G. Srivastava, and S. Kumar, A State-of-the-Art Review on Distributed Amplifiers. Springer Science+Business Media, LLC, part of Springer Nature 2020. <https://doi.org/10.1007/s11277-020-07932-9>
- [24] D. Samantha, Design of A Broad-Band Distributed Amplifier and Design of CMOS Passive and Active Filters. Master Thesis, National University of Singapore, 2011.
- [25] N. Bayati et al., Considering variations of network topology in optimal relay coordination using Time-Current-Voltage characteristic, Int.Conf. Environ. Electr.Eng., IEEE, Milan, Italy, 2017. <https://doi.org/10.1109/EEEIC.2017.7977810>
- [26] J. Chang and Y. Lin, DC~ 10.5 GHz complementary metal oxide semiconductor distributed amplifier with RC gate terminal network for ultra-wideband pulse radio systems, IET Microwaves Antennas Propag., 6 (2012) 127- 134.
- [27] K. Eriksson, I. Darwazeh and H. Zirath, InP DHBT Distributed Amplifiers with Up to 235-GHz Bandwidth, IEEE Trans. Microwave Theory Tech., 63 (2015) 1334-1341. <https://doi.org/10.1109/tmtt.2015.2405916>
- [28] M. Harifi-Mood, S. A. Avval, A. Bijari, and N. Kandalaf, A Low-Power Tapered Matrix Distributed Amplifier for Ultra-Wide-Band Applications, 11th Annu. IEEE Inf. Technol. Electron. Mob. Commun. Conf. IEMCON 2020, 2020, 815–820. <https://doi.org/10.1109/IEMCON51383.2020.9284842>
- [29] M. El Bakkali, S. Elkhaldi, I. Hamzi, A. Marroun, and N. A. Touhami, UWB-MMIC Matrix Distributed Low Noise Amplifier, Proceedings, 63, 2020, 52. <https://doi.org/10.3390/proceedings2020063052>